

## KSZ8462HL/KSZ8462FHL

Two-Port 10/100Mb/s Ethernet Switch with 8 or 16 Bit Host Interface

### **Revision 1.0**

# **General Description**

The KSZ8462 ETHERSYNCH™ product line consists of IEEE 1588v2-enabled Ethernet switches, providing integrated communications and synchronization for a range of industrial Ethernet applications.

The KSZ8462 ETHERSYNCH product enables distributed, daisy-chained topologies preferred for Industrial Ethernet networks. Conventional centralized (i.e., star-wired) topologies are also supported for dual-homed, fault tolerant arrangements.

A flexible 8- or 16-bit general bus interface is provided for interfacing to an external host processor.

The KSZ8462 devices incorporate the IEEE 1588v2 protocol. Sub-microsecond synchronization is available via the use of hardware based time stamping and transparent clocks making it the ideal solution for time synchronized Layer 2 communication in critical industrial applications.

Extensive general purpose I/O (GPIO) capabilities are available to use with the IEEE 1588v2 PTP to efficiently and accurately interface to locally-connected devices.

Complementing the industry's most-integrated IEEE 1588v2 device is a precision timing protocol (PTP) v2 software stack that has been pre-qualified with the KSZ84xx product family. The PTP stack has been optimized around the KSZ84xx chip architecture, and is available in source code format along with Micrel's chip driver.

The wire-speed, store-and-forward switching fabric provides a full complement of quality-of-service (QoS) and congestion control features optimized for real-time Ethernet.




## **ETHERSYNCH™**

The KSZ8462 product is built upon Micrel's industry-leading Ethernet technology, with features designed to offload host processing and streamline your overall design:

- Wire-speed Ethernet switching fabric with extensive filtering
- Two integrated 10/100BASE-TX PHY transceivers, featuring the industry's lowest power consumption
- Full-featured QoS support
- Flexible management options that support common standard interfaces

A robust assortment of power-management features including energy-efficient Ethernet (EEE) have been designed in to satisfy energy-efficient environments.

Datasheets and support documentation are available on Micrel's web site at: <a href="https://www.micrel.com">www.micrel.com</a>.




**KSZ8462 Top Level Architecture** 

ETHERSYNCH and LinkMD are trademarks of Micrel, Inc.
Magic Packet is a trademark of Advanced Micro Devices, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

June 11, 2014 Revision 1.0

# **Functional Diagram**



KSZ8462HL/KSZ8462FHL Functional Diagram

### **Features**

### **Management Capabilities**

- The KSZ8462 includes all the functions of a 10/100BASE-T/TX/FX switch system which combines a switch engine, frame buffer management, address lookup table, queue management, MIB counters, media access controllers (MAC) and PHY transceivers
- Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 1024 entry forwarding table
- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port
- MIB counters for fully-compliant statistics gathering 34 counters per port
- Loopback modes for remote failure diagnostics
- Rapid spanning tree protocol support (RSTP) for topology management and ring/linear recovery

### **Robust PHY Ports**

- Two integrated IEEE 802.3/802.3u compliant Ethernet transceivers supporting 10BASE-T and 100BASE-TX
- Copper and 100BASE-FX fiber mode support in the KSZ8462FHL
- Copper mode support in the KSZ8462HL
- On-chip termination resistors and internal biasing for differential pairs to reduce power
- HP Auto MDI/MDI-X crossover support eliminating the need to differentiate between straight or crossover cables in applications

## **MAC Ports**

- Three internal media access control (MAC) units
- 2Kbyte jumbo packet support
- Tail tagging mode (one byte added before FCS) support at port 3 to inform the processor which ingress port receives the packet and its priority
- Programmable MAC addresses for port 1 and port 2 and self-address filtering support
- MAC filtering function to filter or forward unknown unicast packets
- Port 1 and port 2 MACs programmable as either end-toend (E2E) or peer-to-peer (P2P) transparent clock (TC) ports for 1588 support

### **Advanced Switch Capabilities**

- Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 1024 entry forwarding table
- IEEE 802.1Q VLAN for up to 16 groups with full range of VLAN IDs
- IEEE 802.1p/Q tag insertion or removal on a per port basis (egress) and support double-tagging
- VLAN ID tag/untag options on per port basis
- Fully compliant with IEEE 802.3/802.3u standards
- IEEE 802.3x full-duplex with force mode option and half-duplex backpressure collision flow control
- IEEE 802.1w rapid spanning tree protocol support
- IGMP v1/v2/v3 snooping for multicast packet filtering
- QoS/CoS packets prioritization support: 802.1p,
   DiffServ-based and re-mapping of 802.1p priority field per port basis on four priority levels

### IPv4/IPv6 QoS support

- IPv6 multicast listener discovery (MLD) snooping support
- Programmable rate limiting at the ingress and egress ports
- Broadcast storm protection
- 1K entry forwarding table with 32K frame buffer
- 4 priority queues with dynamic packet mapping for IEEE 802.1P, IPv4 TOS (DIFFSERV), IPv6 Traffic Class, etc.
- Source address filtering for implementing ring topologies

### **Comprehensive Configuration Registers Access**

- Complete register access via the parallel host interface
- Facility to load MAC Address from EEPROM at powerup and reset time
- I/O pin strapping facility to set certain register bits from I/O pins at reset time
- Control registers configurable on-the-fly

## IEEE 1588v2 PTP and Clock Synchronization

- Fully compliant with the IEEE 1588v2 precision time protocol
- One-step or two-step transparent clock (TC) timing corrections
- End-to-end (E2E) or peer-to-peer (P2P) transparent clock (TC)
- Grandmaster, master, slave, and ordinary clock (OC) support
- IEEE1588v2 PTP multicast and unicast frame support
- Transports of PTP over IPv4/IPv6 UDP and IEEE 802.3 Ethernet
- Delay request-response and peer delay mechanism
- Ingress/egress packet timestamp capture/recording and checksum update
- Correction field update with residence time and link delay
- IEEE1588v2 PTP packet filtering unit to reduce host processor overhead
- A 64-bit adjustable system precision clock
- 12 trigger output units and 12 timestamp input units available for flexible IEEE1588v2 control of 7 programmable GPIO[6:0] pins synchronized to the precision time clock
- GPIO pin usage for 1 PPS generation, frequency generator, control bit streams, event monitoring, precision pulse generation, complex waveform generation

### **Host Interface**

- Selectable 8- or 16-bit wide interface
- Supports big- and little-endian processors
- Indirect data bus for data, address and byte enable to access any I/O registers and RX/TX FIFO buffers
- Large internal memory with 12Kbyte for RX FIFO and 6Kbytes for TX FIFO
- Programmable low, high and overrun water mark for flow control in RX FIFO
- Efficient architecture design with configurable host interrupt schemes to minimize host CPU overhead and utilization
- Queue management unit (QMU) supervises data transfers across this interface

#### **Power and Power Management**

- Single 3.3V power supply with optional VDD I/O for 1.8V, 2.5V or 3.3V
- Integrated low voltage (~1.3V) low-noise regulator (LDO) output for digital and analog core power.
- Supports IEEE P802.3az energy-efficient Ethernet (EEE) to reduce power consumption in transceivers in LPI state
- Full-chip hardware or software power down (all registers value are not saved and strap-in value will re-strap after release the power down)
- Energy detect power down (EDPD), which disables the PHY transceiver when cables are removed
- Wake-on-LAN supported with configurable packet control
- Dynamic clock tree control to reduce clocking in areas not in use
- Power consumption less than 0.5W

#### **Additional Features**

- Single 25MHz ±50ppm reference clock requirement
- Comprehensive programmable two LED indicators support for link, activity, full/half duplex and 10/100 speed
- · LED pins directly controllable
- Industrial temperature range: –40°C to +85°C
- 64-pin, 10mm x 10mm, lead free, RoHS, LQFP package
- 0.11µm technology for lower power consumption

# **Applications**

- Industrial Ethernet applications that employ IEEE 802.3compliant MACs. (Ethernet/IP, Profinet, MODBUS TCP, etc)
- Real-time Ethernet networks requiring sub-microsecond synchronization over standard Ethernet
- IEC 61850 networks supporting power substation automation
- · Networked measurement and control systems
- Industrial automation and motion control systems
- Test and measurement equipment

# **Ordering Information**

Part Number	Temperature Range	Package	Lead Finish	Description
KSZ8462HLI	−40°C to +85°C	64-Pin LQFP	Pb-Free	Industrial Temperature Device with Generic Host Interface
KSZ8462FHLI	-40°C to +85°C	64-Pin LQFP	Pb-Free	Industrial Temperature Device with Generic Host Interface and Fiber (100BASE-FX) support
KSZ8462HLI-EVAL	-EVAL Evaluation Board with KSZ8462HLI. Also supports the KSZ8462FHLI.			Also supports the KSZ8462FHLI.

# **Revision History**

Revision	Date	Summary of Changes
1.0	6/11/14	Initial release of KSZ8462HL/FHL product datasheet.

# **Contents**

General Description	
Functional Diagram	2
Features	
Management Capabilities	3
Robust PHY Ports	3
MAC Ports	3
Advanced Switch Capabilities	3
IPv4/IPv6 QoS support	
Comprehensive Configuration Registers Access	3
IEEE 1588v2 PTP and Clock Synchronization	4
Host Interface	4
Power and Power Management	4
Additional Features	4
Applications	4
Ordering Information	5
Revision History	5
Contents	6
Acronyms	20
Pin Configuration	23
Pin Description	24
Strapping Options	29
Functional Description	30
Direction Terminology	30
Physical (PHY) Block	
100BASE-TX Transmit	
100BASE-TX Receive	31
Scrambler/De-Scrambler (100BASE-TX Only)	31
PLL Clock Synthesizer (Recovery)	31
100BASE-FX Operation	31
100BASE-FX Signal Detection	
100BASE-FX Far-End Fault	
10BASE-T Transmit	
10BASE-T Receive	32
MDI/MDI-X Auto Crossover	
Straight Cable	
Crossover Cable	
Auto-Negotiation	
LinkMD® Cable Diagnostics	
Access	
Usage	
On-Chip Termination Resistors	35
Loopback Support	
Far-End Loopback	
Near-End (Remote) Loopback	36

Media Access Controller (MAC) Block	37
MAC Operation	
Address Lookup	
Learning	
Migration	
Aging	
Forwarding	
Inter Packet Gap (IPG)	
Back-Off Algorithm	
Late Collision	
Legal Packet Size	
Flow Control.	
Half-Duplex Backpressure	
Broadcast Storm Protection.	
Port Individual MAC Address and Source Port Filtering	Δ1
Address Filtering Function	
Switch Block	
Switching Engine	
Spanning Tree Support	
Rapid Spanning Tree Support	
Discarding State	
Learning State	
Forwarding State	
Tail Tagging Mode	
IGMP Support	
"IGMP" Snooping	
"Multicast Address Insertion" in the Static MAC Table	
IPv6 MLD Snooping	
Port Mirroring Support	
"Receive Only" Mirror-on-a-Port	
"Transmit Only" Mirror-on-a-Port	
"Receive and Transmit" Mirror-on-Two-Ports	
IEEE 802.1Q VLAN Support	
QoS Priority Support	
Port-Based Priority	
802.1p-Based Priority	
802.1p Priority Field Re-Mapping	
DiffServ-Based Priority	
Rate-Limiting Support	
MAC Address Filtering Function	
Queue Management Unit (QMU)	
Transmit Queue (TXQ) Frame Format	
Frame Transmitting Path Operation in TXQ	
Driver Routine for Transmitting Packets from Host Processor to KSZ8462	57 52
Receive Queue (RXQ) Frame Format	
Frame Receiving Path Operation in RXQ	
Driver Routine for Receiving Packets from the KSZ8462 to the Host Processor	
IEEE 1588 Precision Time Protocol (PTP) Block	
IEEE 1588 PTP Clock Types	
IEEE 1588 PTP One-Step or Two-Step Clock Operation	
IEEE 1588 PTP Best Master Clock Selection	
IEEE 1588 PTP System Time Clock	
Undating the System time Clock	57

IEEE 1588 PTP Message Processing	60
IEEE 1588 PTP Ingress Packet Processing	
IEEE 1588 PTP Egress Packet Processing	
IEEE 1588 PTP Event Triggering and Timestamping	61
IEEE 1588 PTP Trigger Outputs	
IEEE 1588 PTP Event Timestamp Input	
IEEE 1588 PTP Event Interrupts	
IEEE 1588 GPIO	
General Purpose and IEEE 1588 Input/Output (GPIO)	63
Overview	63
GPIO Pin Functionality Control	63
GPIO Pin Control Register Layout	64
GPIO Trigger Output Units and Timestamp Input Unit Interrupts	
Using the GPIO Pins with the Trigger Output Units	
Creating a Low-Going Pulse at a Specific Time	
Creating a High-Going Pulse at a Specific Time	
Creating a Free Running Clock Source	
Creating Finite Length Periodic Bit Streams at a Specific Time	
Creating Finite Length Non-Uniform Bit Streams at a Specific Time	
Creating Complex Waveforms at a Specific Time	71
Using the GPIO Pins with the Timestamp Input Units	
Timestamp Value	
Timestamping an Incoming Low-Going Edge	72
Timestamping an Incoming High-Going Edge	
Device Clocks	
GPIO and IEEE 1588 Related Clocking	
Power	
Power Management	
Normal Operation Mode	
Energy Detect ModeGlobal Soft Power-Down Mode	
Energy-Efficient Ethernet (EEE)	
Receive Direction Control for MII Mode	
Wake-On-LAN	
Detection of Energy	
Detection of Linkup	
Wake-Up Packet	
	80
Interrupt Generation on Power Management Related Events	
To Generate an Interrupt on the PME Signal Pin	
To Generate an Interrupt on the INTRN Signal Pin	
Interfaces	
Bus Interface Unit (BIU) / Host Interface	
Supported Transfers	
Physical Data Bus Size	
Little and Big Endian Support	
Asynchronous Interface	
BIU Summary	
Serial EEPROM Interface	
Device Registers	86

Register Map of CPU Accessible I/O Registers	88
I/O Registers	88
Internal I/O Register Space Mapping for Switch Control and Configuration (0x000 – 0x0FF)	88
Internal I/O Register Space Mapping for Host Interface Unit (0x100 – 0x16F)	94
Internal I/O Register Space Mapping for the QMU (0x170 – 0x1FF)	96
Internal I/O Register Space Mapping for PTP Trigger Output (12 Units, 0x200 – 0x3FF)	98
Internal I/O Register Space Mapping for PTP Event Timestamp Input (12 Units, 0x400 – 0x5FF)	107
Internal I/O Register Space Mapping for PTP 1588 Clock and Global Control (0x600 – 0x7FF)	
Register Bit Definitions	
Internal I/O Register Mapping for Switch Control and Configuration (0x000 – 0x0FF)	122
Chip ID and Enable Register (0x00 – 0x001): CIDER	122
Switch Global Control Register 1 (0x002 - 0x003): SGCR1	
Switch Global Control Register 2 (0x004 – 0x005): SGCR2	124
Switch Global Control Register 3 (0x006 – 0x007): SGCR3	
0x008 – 0x00B: Reserved	125
Switch Global Control Register 6 (0x00C – 0x00D): SGCR6	
Switch Global Control Register 7 (0x00E – 0x00F): SGCR7	127
MAC Address Register 1 (0x010 – 0x011): MACAR1	
MAC Address Register 2 (0x012 – 0x013): MACAR2	
MAC Address Register 3 (0x014 – 0x015): MACAR3	
Type-of-Service (TOS) Priority Control Registers	
TOS Priority Control Register 1 (0x016 – 0x017): TOSR1	
TOS Priority Control Register 2 (0x018 – 0x019): TOSR2	
TOS Priority Control Register 3 (0x01A – 0x01B): TOSR3	
TOS Priority Control Register 4 (0x01C – 0x1D): TOSR4	
TOS Priority Control Register 5 (0x01E – 0x1F): TOSR5	132
TOS Priority Control Register 6 (0x020 – 0x021): TOSR6	
TOS Priority Control Register 7 (0x022 – 0x023): TOSR7	133
TOS Priority Control Register 8 (0x024 – 0x025): TOSR8	134
Indirect Access Data Registers	
Indirect Access Data Register 1 (0x026 – 0x027). IADR1	
Indirect Access Data Register 2 (0x026 – 0x029). IADR2	
Indirect Access Data Register 3 (0x02A = 0x02D): IADR3	
Indirect Access Data Register 5 (0x02E – 0x02F): IADR5	
Indirect Access Control Register (0x030 – 0x031): IACR	
Power Management Control and Wake-Up Event Status	
Power Management Control and Wake-Up Event Status (0x032 – 0x033): PMCTRL	
Power Management Event Enable Register (0x034 – 0x035): PMEE	
Go Sleep Time and Clock Tree Power-Down Control Registers	
Go Sleep Time Register (0x036 – 0x037): GST	139
Clock Tree Power-Down Control Register (0x038 – 0x039): CTPDC	139
0x03A – 0x04B: Reserved	
PHY and MII Basic Control Registers	
PHY 1 and MII Basic Control Register (0x04C – 0x04D): P1MBCR	140
PHY 1 and MII Basic Status Register (0x04E – 0x04F): P1MBSR	141
PHY 1 PHYID Low Register (0x050 – 0x051): PHY1ILR	142
PHY 1 PHYID High Register (0x052 – 0x053): PHY1IHR	
PHY 1 Auto-Negotiation Advertisement Register (0x054 – 0x055): P1ANAR	
PHY 1 Auto-Negotiation Link Partner Ability Register (0x056 – 0x057): P1ANLPR	
PHY 2 and MII Basic Control Register (0x058 – 0x059): P2MBCR	
PHY 2 and MII Basic Status Register (0x05A – 0x05B): P2MBSR	
PHY 2 PHYID Low Register (0x05C – 0x05D): PHY2ILR	
PHY 2 PHYID High Register (0x05E – 0x05F): PHY2IHR	
PHY 2 Auto-Negotiation Advertisement Register (0x060 – 0x061): P2ANAR	147

PHY 2 Auto-Negotiation Link Partner Ability Register (0x062 – 0x063): P2ANLPR	148
0x0x064 – 0x065: Reserved	148
0x0x064 – 0x065: ReservedPHY1 Special Control and Status Register (0x066 – 0x067): P1PHYCTRL	149
0x068 – 0x069: ReservedPHY 2 Special Control and Status Register (0x06A – 0x06B): P2PHYCTRL	149
PHY 2 Special Control and Status Register (0x06A – 0x06B): P2PHYCTRL	149
Port 1 Control Registers	150
Port 1 Control Register 1 (0x06C – 0x06D): P1CR1	150
Port 1 Control Register 2 (0x06E – 0x06F): P1CR2	152
Port 1 VID Control Register (0x070 – 0x071): P1VIDCR	153
Port 1 Control Register 3 (0x072 – 0x073): P1CR3	153
Port 1 Ingress Rate Control Register 0 (0x074 – 0x075): P1IRCR0	154
Port 1 Ingress Rate Control Register 1 (0x076 – 0x077): P1IRCR1	155
Port 1 Egress Rate Control Register 0 (0x078 – 0x079): P1ERCR0	155
Port 1 Egress Rate Control Register 1 (0x07A – 0x07B): P1ERCR1	155
Port 1 PHY Special Control/Status, LinkMD (0x07C - 0x07D): P1SCSLMD	
Port 1 Control Register 4 (0x07E – 0x07F): P1CR4	
Port 1 Status Register (0x080 – 0x081): P1SR	
0x082 – 0x083: Reserved	
Port 2 Control Registers	
Port 2 Control Register 1 (0x084 – 0x085): P2CR1	160
Port 2 Control Register 2 (0x086 – 0x087): P2CR2	
Port 2 VID Control Register (0x088 – 0x089): P2VIDCR	
Port 2 Control Register 3 (0x08A – 0x08B): P2CR3	
Port 2 Ingress Rate Control Register 0 (0x08C – 0x08D): P2IRCR0	164
Port 2 Ingress Rate Control Register 1 (0x08E – 0x08F): P2IRCR1	164
Port 2 Egress Rate Control Register 0 (0x090 – 0x091): P2ERCR0	165
Port 2 Egress Rate Control Register 1 (0x092 – 0x093): P2ERCR1	
Port 2 PHY Special Control/Status, LinkMD (0x094 – 0x095): P2SCSLMD	
Port 2 Control Register 4 (0x096 – 0x097): P2CR4	
Port 2 Status Register (0x098 – 0x099): P2SR	
0x09A – 0x09B: Reserved	
Port 3 Control Registers	171
Port 3 Control Register 1 (0x09C – 0x09D): P3CR1	1/1
Port 3 Control Register 2 (0x09E – 0x09F): P3CR2	1/2
Port 3 VID Control Register (0x0A0 – 0x0A1): P3VIDCR	1/3
Port 3 Control Register 3 (0x0A2 – 0x0A3): P3CR3	
Port 3 Ingress Rate Control Register 0 (0x0A4 – 0x0A5): P3IRCR0	
Port 3 Ingress Rate Control Register 1 (0x0A6 – 0x0A7): P3IRCR1	1/5
Port 3 Egress Rate Control Register 0 (0x0A8 – 0x0A9): P3ERCR0	
Port 3 Egress Rate Control Register 1 (0x0AA – 0x0AB): P3ERCR1	
Switch Global Control RegistersSwitch Global Control Register 8 (0x0AC – 0x0AD): SGCR8	1/6
Switch Global Control Register 8 (0x0AC – 0x0AD): SGCR8	1/6
Switch Global Control Register 9 (0x0AE – 0x0AF): SGCR9	
Source Address Filtering Registers	178
Source Address Filtering MAC Address 1 Register Low (0x0B0 – 0x0B1): SAFMACA1L	
Source Address Filtering MAC Address 1 Register Middle (0x0B2 – 0x0B3): SAFMACA1M	
Source Address Filtering MAC Address 1 Register High (0x0B4 – 0x0B5): SAFMACA1H	
Source Address Filtering MAC Address 2 Register Low (0x0B6 – 0x0B7): SAFMACA2L	
Source Address Filtering MAC Address 2 Register Middle (0x0B8 – 0x0B9): SAFMACA2M Source Address Filtering MAC Address 2 Register High (0x0BA – 0x0BB): SAFMACA2H	1/8
0x0BC – 0x0C7: Reserved	
UNUDU UNUU1, I\G3GIYGU	173

TXQ Rate Control Registers	180
Port 1 TXQ Rate Control Register 1 (0x0C8 – 0x0C9): P1TXQRCR1	180
Port 1 TXQ Rate Control Register 2 (0x0CA – 0x0CB): P1TXQRCR2	180
Port 2 TXQ Rate Control Register 1 (0x0CC – 0x0CD): P2TXQRCR1	181
Port 2 TXQ Rate Control Register 2 (0x0CE – 0x0CF): P2TXQRCR2	181
Port 3 TXQ Rate Control Register 1 (0x0D0 – 0x0D1): P3TXQRCR1	
Port 3 TXQ Rate Control Register 2 (0x0D2 – 0x0D3): P3TXQRCR2	182
0x0D4 - 0x0D5: Reserved	182
Input and Output Multiplex Selection Registers	183
Input and Output Multiplex Selection Register (0x0D6 – 0x0D7): IOMXSEL	183
Configuration Status and Serial Bus Mode Registers	184
Configuration Status and Serial Bus Mode Register (0x0D8 – 0x0D9): CFGR	184
0x0DA – 0x0DB: Reserved	184
Auto-Negotiation Next Page Registers	185
Port 1 Auto-Negotiation Next Page Transmit Register (0x0DC - 0x0DD): P1ANPT	
Port 1 Auto-Negotiation Link Partner Received Next Page Register (0x0DE – 0x0DF): P1ALPRNP	186
EEE and Link Partner Advertisement Registers	187
Port 1 EEE and Link Partner Advertisement Register (0x0E0 – 0x0E1): P1EEEA	
Port 1 EEE Wake Error Count Register (0x0E2 – 0x0E3): P1EEEWEC	188
Port 1 EEE Control/Status and Auto-Negotiation Expansion Register (0x0E4 – 0x0E5): P1EEECS	188
Port 1 LPI Recovery Time Counter Register (0x0E6): P1LPIRTC	
Buffer Load to LPI Control 1 Register (0x0E7): BL2LPIC1	
Port 2 Auto-Negotiation Next Page Transmit Register (0x0E8 - 0x0E9): P2ANPT	
Port 2 Auto-Negotiation Link Partner Received Next Page Register (0x0EA – 0x0EB): P2ALPRNP	
Port 2 EEE and Link Partner Advertisement Register (0x0EC – 0x0ED): P2EEEA	
Port 2 EEE Wake Error Count Register (0x0EE – 0x0EF): P2EEEWEC	193
Port 2 EEE Control/Status and Auto-Negotiation Expansion Register (0x0F0 – 0x0F1): P2EEECS	193
Port 2 LPI Recovery Time Counter Register (0x0F2): P2LPIRTC	
PCS EEE Control Register (0x0F3): PCSEEEC	195
Empty TXQ to LPI Wait Time Control Register (0x0F4 – 0x0F5): ETLWTC	195
Buffer Load to LPI Control 2 Register (0x0F6 – 0x0F7): BL2LPIC2	
0x0F8 – 0x0FF: Reserved	
Internal I/O Register Space Mapping for Interrupts, BIU, and Global Reset (0x100 – 0x1FF)	
0x100 – 0x107: Reserved	197
Chip Configuration Register (0x108 – 0x109): CCR	
0x10A – 0x10F: Reserved	
Host MAC Address Registers: MARL, MARM and MARH	
Host MAC Address Register Low (0x110 – 0x111): MARL	
Host MAC Address Register Middle (0x112 – 0x113): MARM	
Host MAC Address Register High (0x114 – 0x115): MARH	
0x116 – 0x121: Reserved	198
EEPROM Control Register (0x122 – 0x123): EEPCR	
Memory BIST Info Register (0x124 – 0x125): MBIR	
Global Reset Register (0x126 – 0x127): GRR	
0x128 – 0x129: Reserved	
Wake-Up Frame Control Register (0x12A – 0x12B): WFCR	
0x12C – 0x12F: Reserved	201
Wake-Up Frame 0 CRC1 Register (0x132 – 0x133): WF0CRC1	
Wake-Up Frame 0 Byte Mask 0 Register (0x134 – 0x135): WF0BM0	
Wake-Up Frame 0 Byte Mask 1 Register (0x136 – 0x137): WF0BM1	
Wake-Up Frame 0 Byte Mask 2 Register (0x138 – 0x139): WF0BM2	
Wake-Up Frame 0 Byte Mask 3 Register (0x13A – 0x13B): WF0BM3	
0x13C – 0x13F: Reserved	
Wake-Up Frame 1 CRC1 Register (0x140 – 0x141). WF1CRC0	
**ane-Op   fame   Ono   negister (0x 142 - 0x 143). ***   TORO	∠∪ა

Wake-Up Frame 1 Byte Mask 0 Register (0x144 – 0x145): WF1BM0	203
Wake-Up Frame 1 Byte Mask 1 Register (0x146 – 0x147): WF1BM1	
Wake-Up Frame 1 Byte Mask 2 Register (0x148 – 0x149): WF1BM2	
Wake-Up Frame 1 Byte Mask 3 Register (0x14A – 0x14B): WF1BM3	
0x14C – 0x14F: Reserved	204
Wake-Up Frame 2 CRC0 Register (0x150 – 0x151): WF2CRC0	
Wake-Up Frame 2 CRC1 Register (0x152 – 0x153): WF2CRC1	
Wake-Up Frame 2 Byte Mask 0 Register (0x154 – 0x155): WF2BM0	205
Wake-Up Frame 2 Byte Mask 1 Register (0x156 – 0x157): WF2BM1	205
Wake-Up Frame 2 Byte Mask 2 Register (0x158 – 0x159): WF2BM2	
Wake-Up Frame 2 Byte Mask 3 Register (0x15A – 0x15B): WF2BM3	
0x15C – 0x15F: Reserved	
Wake-Up Frame 3 CRC0 Register (0x160 – 0x161): WF3CRC0	
Wake-Up Frame 3 CRC1 Register (0x162 – 0x163): WF3CRC1	
Wake-Up Frame 3 Byte Mask 0 Register (0x164 – 0x165): WF3BM0	
Wake-Up Frame 3 Byte Mask 1 Register (0x166 – 0x167): WF3BM1	
Wake-Up Frame 3 Byte Mask 2 Register (0x168 – 0x169): WF3BM2	
Wake-Up Frame 3 Byte Mask 3 Register (0x16A – 0x16B): WF3BM3	
0x16C – 0x16F: Reserved	
Internal I/O Register Space Mapping for the Queue Management Unit (QMU) (0x170 – 0x1FF)	
Transmit Control Register (0x170 – 0x171): TXCR	
Transmit Status Register (0x172 – 0x173): TXSR	
Receive Control Register 1 (0x174 – 0x175): RXCR1	
Receive Control Register 2 (0x176 – 0x177): RXCR2	210
TXQ Memory Information Register (0x178 – 0x179): TXMIR	
0x17A – 0x17B: Reserved	
Receive Frame Header Status Register (0x17C – 0x17D): RXFHSR	
Receive Frame Header Byte Count Register (0x17E – 0x17F): RXFHBCR	
TXQ Command Register (0x180 – 0x181): TXQCR	
RXQ Command Register (0x182 – 0x183): RXQCR	
TX Frame Data Pointer Register (0x184 – 0x185): TXFDPR	214
RX Frame Data Pointer Register (0x186 – 0x187): RXFDPR	
0x188 – 0x18B: Reserved	
RX Duration Timer Threshold Register (0x18C – 0x18D): RXDTTR	
RX Data Byte Count Threshold Register (0x18E – 0x18F): RXDBCTR	
Internal I/O Register Space Mapping for Interrupt Registers (0x190 – 0x193)	
Interrupt Enable Register (0x190 – 0x191): IER	
Interrupt Status Register (0x192 – 0x193): ISR	
0x194 – 0x19B: Reserved	
Internal I/O Register Space Mapping for the Queue Management Unit (QMU) (0x19C – 0x1B9)	
RX Frame Count and Threshold Register (0x19C – 0x19D): RXFCTR	
TX Next Total Frames Size Register (0x19E – 0x19F): TXNTFSR	
·	
Multicast Table Register 0MAC Address Hash Table Register 1 (0x1A2 – 0x1A3): MAHTR1	
Multicast Table Register 1	
MAC Address Hash Table Register 2 (0x1A4 – 0x1A5): MAHTR2	۱ کے
Multicast Table Register 2	
MAC Address Hash Table Register 3 (0x1A6 – 0x1A7): MAHTR3	
Multicast Table Register 3	
0x1A8 – 0x1AF: Reserved	
Flow Control Low Water Mark Register (0x1B0 – 0x1B1): FCLWR	
Flow Control Ligh Water Mark Register (0x1B2 – 0x1B3): FCHWR	
Flow Control Overrun Water Mark Register (0x1B2 – 0x1B3): FCOWR	
RX Frame Count Register (0x1B8 – 0x1B9): RXFC	
0x1BA – 0x1FF: Reserved	
OATER - OATER TOOOLYGU	

lr	nternal I/O Register Space Mapping for Trigger Output Units (12 Units, 0x200 – 0x3FF)	223
	Trigger Error Register (0x200 – 0x201): TRIG_ERR	
	Trigger Active Register (0x202 – 0x203): TRIG_ACTIVE	
	Trigger Done Register (0x204 – 0x205): TRIG_DONE	223
	Trigger Enable Register (0x206 – 0x207): TRIG_EN	224
	Trigger Software Reset Register (0x208 – 0x209): TRIG_SW_RST	224
	Trigger Output Unit 12 Output PPS Pulse Width Register (0x20A – 0x20B): TRIG12_PPS_WIDTH	224
	0x20C - 0x21F: Reserved	224
	Trigger Output Unit 1 Target Time in Nanoseconds Low-Word Register (0x220 - 0x221): TRIG1_TGT_NSL	
	Trigger Output Unit 1 Target Time in Nanoseconds High-Word Register (0x222 – 0x223): TRIG1_TGT_NSH	
	Trigger Output Unit 1 Target Time in Seconds Low-Word Register (0x224 – 0x225): TRIG1_TGT_SL	
	Trigger Output Unit 1 Target Time in Seconds High-Word Register (0x226 – 0x227): TRIG1_TGT_SH	
	Trigger Output Unit 1 Configuration and Control Register 1 (0x228 – 0x229): TRIG1_CFG_1	226
	Trigger Output Unit 1 Configuration and Control Register 2 (0x22A – 0x22B): TRIG1_CFG_2	
	Trigger Output Unit 1 Configuration and Control Register 3 (0x22C – 0x22D): TRIG1_CFG_3	
	Trigger Output Unit 1 Configuration and Control Register 4 (0x22E – 0x22F): TRIG1_CFG_4	228
	Trigger Output Unit 1 Configuration and Control Register 5 (0x230 – 0x231): TRIG1_CFG_5	
	Trigger Output Unit 1 Configuration and Control Register 6 (0x232 – 0x233): TRIG1_CFG_6	
	Trigger Output Unit 1 Configuration and Control Register 7 (0x234 – 0x235): TRIG1_CFG_7	
	Trigger Output Unit 1 Configuration and Control Register 8 (0x236 – 0x237): TRIG1_CFG_8	
	0x238 – 0x23F: Reserved	
	Trigger Output Unit 2 Target Time and Output Configuration/Control Registers (0x240 – 0x257)	
	Trigger Output Unit 2 Configuration and Control Register 1 (0x248 – 0x249): TRIG2_CFG_1	
	0x258 – 0x25F: Reserved	
	Trigger Output Unit 3 Target Time and Output Configuration/Control Registers (0x260 – 0x277)	
	0x278 – 0x27F: Reserved	
	Trigger Output Unit 4 Target Time and Output Configuration/Control Registers (0x280 – 0x297)	
	0x298 – 0x29F: Reserved	230
	Trigger Output Unit 5 Target Time and Output Configuration/Control Registers (0x2A0 – 0x2B7)	
	0x2B8 – 0x2BF: Reserved	230
	Trigger Output Unit 6 Target Time and Output Configuration/Control Registers (0x2C0 – 0x2D7)	230
	0x2D8 – 0x2DF: Reserved	
	Trigger Output Unit 7 Target Time and Output Configuration/Control Registers (0x2E0 – 0x2F7)	
	0x2F8 – 0x2FF: Reserved	
	Trigger Output Unit 8 Target Time and Output Configuration/Control Registers (0x300 – 0x317)	
	0x318 – 0x31F: Reserved	
	Trigger Output Unit 9 Target Time and Output Configuration/Control Registers (0x320 – 0x337)	
	0x338 – 0x33F: Reserved	
	Trigger Output Unit 10 Target Time and Output Configuration/Control Registers (0x340 – 0x357)	
	0x358 – 0x35F: Reserved	
	Trigger Output Unit 11 Target Time and Output Configuration/Control Registers (0x360 – 0x377)	
	0x378 – 0x37F: Reserved	
	Trigger Output Unit 12 Target Time and Output Configuration/Control Registers (0x380 – 0x397)	
	0x398 – 0x3FF: Reserved	231

Internal I/O Register Space Mapping for PTP Timestamp Inputs (12 Units, 0x400 – 0x5FF)	232
Timestamp Ready Register (0x400 – 0x401): TS_RDY	
Timestamp Enable Register (0x402 – 0x403): TS_EN	
Timestamp Software Reset Register (0x404 – 0x405): TS_SW_RST	
0x406 - 0x41F: Reserved	232
Timestamp Unit 1 Status Register (0x420 – 0x421): TS1_STATUS	233
Timestamp Unit 1 Configuration and Control Register (0x422 – 0x423): TS1_CFG	233
Timestamp Unit 1 Input 1st Sample Time in Nanoseconds Low-Word Register (0x424 – 0x425):	
TS1_SMPL1_NSL	234
Timestamp Unit 1 Input 1st Sample Time in Nanoseconds High-Word Register (0x426 – 0x427):	
TS1_SMPL1_NSH	234
Timestamp Unit 1 Input 1st Sample Time in Seconds Low-Word Register (0x428 – 0x429):	
TS1_SMPL1_SL	234
Timestamp Unit 1 Input 1st Sample Time in Seconds High-Word Register (0x42A – 0x42B):	
TS1_SMPL1_SH	234
Timestamp Unit 1 Input 1st Sample Time in Sub-Nanoseconds Register (0x42C – 0x42D):	
TS1_SMPL1_SUB_NS	
0x42E - 0x433: Reserved	235
Timestamp Unit 1 Input 2nd Sample Time in Nanoseconds Low-Word Register (0x434 – 0x435):	
TS1_SMPL2_NSL	235
Timestamp Unit 1 Input 2nd Sample Time in Nanoseconds High-Word Register (0x436 – 0x437):	
TS1_SMPL2_NSH	235
Timestamp Unit 1 Input 2nd Sample Time in Seconds Low-Word Register (0x438 – 0x439):	005
TS1_SMPL2_SL	235
Timestamp Unit 1 Input 2nd Sample Time in Seconds High-Word Register (0x43A – 0x43B):	220
TS1_SMPL2_SH	236
Timestamp Unit 1 Input 2nd Sample Time in Sub-Nanoseconds Register (0x43C – 0x43D): TS1_SMPL2_SUB_NS	226
0x43E - 0x43F: Reserved	
Timestamp Unit 2 Status/Configuration/Control and Input 1st Sample Time Registers (0x440 – 0x44D)	
0x44E – 0x453: Reserved	
Timestamp Unit 2 Input 2nd Sample Time Registers (0x454 – 0x45D)	
0x45E – 0x45F: Reserved	
Timestamp Unit 3 Status/Configuration/Control and Input 1st Sample Time Registers (0x460 – 0x46D)	
0x46E – 0x473: Reserved	
Timestamp Unit 3 Input 2nd Sample Time Registers (0x474 – 0x47D)	
0x47E – 0x47F: Reserved	
Timestamp Unit 4 Status/Configuration/Control and Input 1st Sample Time Registers (0x480 – 0x48D)	
0x48E – 0x493: Reserved	237
Timestamp Unit 4 Input 2nd Sample Time Registers (0x494 – 0x49D)	237
0x49E – 0x49F: Reserved	237
Timestamp Unit 5 Status/Configuration/Control and Input 1st Sample Time Registers (0x4A0 – 0x4AD)	
0x4AE - 0x4B3: Reserved	
Timestamp Unit 5 Input 2nd Sample Time Registers (0x4B4 – 0x4BD)	
0x4BE – 0x4BF: Reserved	
Timestamp Unit 6 Status/Configuration/Control and Input 1st Sample Time Registers (0x4C0 – 0x4CD)	
0x4CE – 0x4D3: Reserved	
Timestamp Unit 6 Input 2nd Sample Time Registers (0x4D4 – 0x4DD)	
0x4DE – 0x4DF: Reserved	
Timestamp Unit 7 Status/Configuration/Control and Input 1st Sample Time Registers (0x4E0 – 0x4ED)	
0x4EE - 0x4F3: Reserved	238
Timestamp Unit 7 Input 2nd Sample Time Registers (0x4F4 – 0x4FD)	
0x4FE – 0x4FF: Reserved	238
Timestamp Unit 8 Status/Configuration/Control and Input 1st Sample Time Registers (0x500 – 0x50D)	
0x50E – 0x513: Reserved Timestamp Unit 8 Input 2nd Sample Time Registers (0x514 – 0x51D)	
Timestamp office imput znu sample time negisters (0x314 – 0x310)	∠ఎర

0x51E - 0x51F: Reserved	
Timestamp Unit 9 Status/Configuration/Control and Input 1st Sample Time Registers (0x520 – 0x52D)	238
0x52E – 0x533: Reserved	
Timestamp Unit 9 Input 2nd Sample Time Registers (0x534 – 0x53D)	239
0x53E - 0x53F: Reserved	
Timestamp Unit 10 Status/Configuration/Control and Input 1st Sample Time Registers (0x540 – 0x54D)	239
0x54E – 0x553: Reserved	239
Timestamp Unit 10 Input 2nd Sample Time Registers (0x554 – 0x55D)	239
0x55E – 0x55F: Reserved	239
Timestamp Unit 11 Status/Configuration/Control and Input 1st Sample Time Registers (0x560 - 0x56D)	239
0x56E – 0x573: Reserved	
Timestamp Unit 11 Input 2nd Sample Time Registers (0x574 – 0x57D)	239
0x57E – 0x57F: Reserved	
Timestamp Unit 12 Status/Configuration/Control and Input 1st Sample Time Registers (0x580 – 0x58D)	
0x58E – 0x593: Reserved	239
Timestamp Unit 12 Input 2nd Sample Time Registers (0x594 – 0x59D)	
0x59E – 0x5A3: Reserved	
Timestamp Unit 12 Input 3rd Sample Time Registers (0x5A4 – 0x5AD)	
0x5AE – 0x5B3: Reserved	
Timestamp Unit 12 Input 4th Sample Time Registers (0x5B4 – 0x5BD)	
0x5BE – 0x5C3: Reserved	
Timestamp Unit 12 Input 5th Sample Time Registers (0x5C4 – 0x5CD)	
0x5CE – 0x5D3: Reserved	
Timestamp Unit 12 Input 6th Sample Time Registers (0x5D4 – 0x5DD)	
0x5DE – 0x5E3: Reserved	
Timestamp Unit 12 Input 7th Sample Time Registers (0x5E4 – 0x5ED)	
0x5EE – 0x5F3: Reserved	
Timestamp Unit 12 Input 8th Sample Time Registers (0x5F4 – 0x5FD)	
0x5FE – 0x5FF: Reserved	
Internal I/O Register Space Mapping for PTP 1588 Clock and Global Control (0x600 – 0x7FF)	
PTP Clock Control Register (0x600 – 0x601): PTP_CLK_CTL	
0x602 – 0x603: Reserved	
PTP Real Time Clock in Nanoseconds Low-Word Register (0x604 – 0x605): PTP_RTC_NSL	
PTP Real Time Clock in Nanoseconds Low-Word Register (0x606 – 0x607): PTP_RTC_NSLPTP_RTC_NSH	
PTP Real Time Clock in Seconds Low-Word Register (0x608 – 0x609): PTP_RTC_SL	
PTP Real Time Clock in Seconds High-Word Register (0x60A – 0x60B): PTP_RTC_SH	
PTP Real Time Clock in Phase Register (0x60C – 0x60D): PTP_RTC_PHASE	
0x60E – 0x60F: Reserved	
PTP Rate in Sub-Nanoseconds Low-Word Register (0x610 – 0x611): PTP_SNS_RATE_L	244
PTP Rate in Sub-Nanoseconds High-Word and Control Register (0x612 – 0x613):	0.45
PTP_SNS_RATE_H	245
PTP Temporary Adjustment Mode Duration in Low-Word Register (0x614 – 0x615):	0.45
PTP_TEMP_ADJ_DURA_L	245
PTP Temporary Adjustment Mode Duration in High-Word Register (0x616 – 0x617):	
PTP_TEMP_ADJ_DURA_H	
0x618 - 0x61F: Reserved	
PTP Message Configuration 1 Register (0x620 – 0x621): PTP_MSG_CFG_1	
PTP Message Configuration 2 Register (0x622 – 0x623): PTP_MSG_CFG_2	
PTP Domain and Version Register (0x624 – 0x625): PTP_DOMAIN_VER	
0x626 - 0x63F: Reserved	
PTP Port 1 Receive Latency Register (0x640 – 0x641): PTP_P1_RX_LATENCY	
PTP Port 1 Transmit Latency Register (0x642 – 0x643): PTP_P1_TX_LATENCY	
PTP Port 1 Asymmetry Correction Register (0x644 – 0x645): PTP_P1_ASYM_COR	
PTP Port 1 Link Delay Register (0x646 – 0x647): PTP_P1_LINK_DLY	249
PTP Port 1 Egress Timestamp Low-Word Register for Pdelay_Req and Delay_Req (0x648 – 0x649):	
P1_XDLY_REQ_TSL	249

PTP Port 1 Egress Timestamp High-Word Register for Pdelay_Req and Delay_Req (0x64A – 0x64B):	
P1_XDLY_REQ_TSH	
PTP Port 1 Egress Timestamp Low-Word Register for Sync (0x64C – 0x64D): P1_SYNC_TSL	
PTP Port 1 Egress Timestamp High-Word Register for Sync (0x64E – 0x64F): P1_SYNC_TSH	
PTP Port 1 Egress Timestamp Low-Word Register for Pdelay_Resp (0x650 – 0x651): P1_PDLY_RESP_TSL	
PTP Port 1 Egress Timestamp High-Word Register for Pdelay_Resp (0x652 – 0x653): P1_PDLY_RESP_TSH	250
0x654 - 0x65F: Reserved	251
PTP Port 2 Receive Latency Register (0x660 – 0x661): PTP_P2_RX_LATENCY	251
PTP Port 2 Transmit Latency Register (0x662 – 0x663): PTP_P2_TX_LATENCY	251
PTP Port 2 Asymmetry Correction Register (0x664 – 0x665): PTP_P2_ASYM_COR	251
PTP Port 2 Link Delay Register (0x666 – 0x667): PTP_P2_LINK_DLY	251
PTP Port 2 Egress Timestamp Low-Word Register for Pdelay_Req and Delay_Req (0x668 – 0x669):	
P2_XDLY_REQ_TSL	251
PTP Port 2 Egress Timestamp High-Word Register for Pdelay_Req and Delay_Req (0x66A – 0x66B):	
P2_XDLY_REQ_TSH	252
PTP Port 2 Egress Timestamp Low-Word Register for Sync (0x66C – 0x66D): P2_SYNC_TSL	252
PTP Port 2 Egress Timestamp High-Word Register for Sync (0x66E – 0x66F): P2_SYNC_TSH	252
PTP Port 2 Egress Timestamp Low-Word Register for Pdelay_Resp (0x670 – 0x671): P2_PDLY_RESP_TSL	252
PTP Port 2 Egress Timestamp High-Word Register for Pdelay_Resp (0x672 – 0x673): P2_PDLY_RESP_TSH	252
0x674 – 0x67F: Reserved	253
GPIO Monitor Register (0x680 – 0x681): GPIO_MONITOR	253
GPIO Output Enable Register (0x682 – 0x683): GPIO_OEN	253
0x684 – 0x687: Reserved	
PTP Trigger Unit Interrupt Status Register (0x688 – 0x689): PTP_TRIG_IS	253
PTP Trigger Unit Interrupt Enable Register (0x68A – 0x68B): PTP_TRIG_IE	253
PTP Timestamp Unit Interrupt Status Register (0x68C – 0x68D): PTP_TS_IS	254
PTP Timestamp Unit Interrupt Enable Register (0x68E – 0x68F): PTP_TS_IE	254
0x690 – 0x733: Reserved	255
DSP Control 1 Register (0x734 – 0x735): DSP_CNTRL_6	255
0x736 – 0x747: Reserved	
Analog Control 1 Register (0x748 – 0x749): ANA_CNTRL_1	
Analog Control 3 Register (0x74C – 0x74D): ANA_CNTRL_3	
0x74E – 0x7FF: Reserved	
Management Information Base (MIB) Counters	257
MIB Counter Examples:	
Additional MIB Information	
Static MAC Address Table	
Static MAC Table Lookup Examples:	
Dynamic MAC Address Table	
Dynamic MAC Address Lookup Example:	
VLAN Table	
VLAN Table Lookup Examples:	
Absolute Maximum Ratings	
Operating Ratings	
Electrical Characteristics	
Timing Specifications	268
Host Interface Read / Write Timing	
Auto-Negotiation Timing	
Trigger Output Unit and Timestamp Input Unit Timing	
Serial EEPROM Interface Timing	
Reset Timing and Power Sequencing	
Reset Circuit Guidelines	274

Reference Circuits – LED Strap-In Pins	275
Reference Clock – Connection and Selection	
Selection of Reference Crystal	276
Selection of Isolation Transformers	
Package Information and Recommended Landing Pattern	

# **List of Figures**

Figure 1. Typical Straight Cable Connection	33
Figure 2. Typical Crossover Cable Connection	
Figure 3. Auto Negotiation and Parallel Operation	34
Figure 4. Near-End and Far-End Loopback	
Figure 5. Destination Address Lookup Flow Chart in Stage One	38
Figure 6. Destination Address Resolution Flow Chart in Stage Two	39
Figure 7. Tail Tag Frame Format	44
Figure 8. 802.1p Priority Field Format	48
Figure 9. Host TX Single Frame in Manual Enqueue Flow Diagram	52
Figure 10. Host RX Single or Multiple Frames in Auto-Dequeue Flow Diagram	55
Figure 11. PTP System Clock Overview	58
Figure 12. Trigger Output Unit Organization and Associated Registers	
Figure 13. Timestamp Input Unit Organization and Associated Registers	
Figure 14. Trigger Unit Interrupts	67
Figure 15. Timestamp Input Unit Interrupts	
Figure 16. Complex Waveform Generation using Cascade Mode	
Figure 17. Recommended Low-Voltage Power Connection using an External Low-Voltage-Regulator	
Figure 18. Recommended Low-Voltage Power Connections using the Internal Low-Voltage Regulator	
Figure 19. Traffic Activity and EEE	78
Figure 20. KSZ8462 8-Bit and 16-Bit Data Bus Connections	
Figure 21. Interface and Register Mapping	86
Figure 22. Host Interface Read/Write Timing	
Figure 23. Auto-Negotiation Timing	
Figure 24. Trigger Output Unit and Timestamp Input Unit Timing	
Figure 25. Serial EEPROM Timing	272
Figure 26. KSZ8462 Reset and Power Sequence Timing	
Figure 27. Sample Reset Circuit	
Figure 28. Recommended Reset Circuit for Interfacing with a CPU/FPGA Reset Output	
Figure 29. Typical LED Strap-In Circuit	
Figure 30. 25MHz Crystal and Oscillator Clock Connection Options	276

# **List of Tables**

Table 1. MDI/MDI-X Pin Definitions	32
Table 2. MAC Address Filtering Scheme	42
Table 3. Spanning Tree States	43
Table 4. Tail Tag Rules	45
Table 5. FID + DA Lookup in VLAN Mode	
Table 6. FID + SA Lookup in VLAN Mode	47
Table 7. Frame Format for Transmit Queue	50
Table 8. Transmit Control Word Bit Fields	50
Table 9. Transmit Byte Count Format	51
Table 10. Register Setting for Transmit Function Block	51
Table 11. Frame Format for Receive Queue	
Table 12. Register Settings for Receive Function Block	54
Table 13. KSZ8462 GPIO Pin Resources	
Table 14. Trigger Output Units and Timestamp Input Units Summary	64
Table 15. GPIO Pin Control Register Layout	64
Table 16. KSZ8462 Device Clocks	74
Table 17. Voltage Options and Requirements	75
Table 18. Power Management and Internal Blocks	77
Table 19. Available Interfaces	82
Table 20. Bus Interface Unit Signal Grouping	83
Table 21. KSZ8462 Serial EEPROM Format	
Table 22. Mapping of Functional Areas within the Address Space	
Table 23. Ingress or Egress Data Rate Limits	154
Table 24. Format of Per-Port MIB Counters	
Table 25. Port 1 MIB Counters - Indirect Memory Offset	
Table 26. "All Ports Dropped Packet" MIB Counter Format	
Table 27. "All Ports Dropped Packet" MIB Counters- Indirect Memory Offsets	259
Table 28. Static MAC Table Format (8 Entries)	
Table 29. Dynamic MAC Address Table Format (1024 Entries)	
Table 30. VLAN Table Format (16 Entries)	
Table 31. Host Interface Read/Write Timing Parameters	
Table 32. Auto-Negotiation Timing Parameters	
Table 33. Trigger Output Unit and Timestamp Input Unit Timing Parameters	
Table 34. Serial EEPROM Timing Parameters	
Table 35. Reset Timing Parameters	273
Table 36. Typical Reference Crystal Characteristics	
Table 37. Transformer Selection Criteria	
Table 38. Qualified Single Port Magnetic	277

## Acronyms

BIU Bus Interface Unit The host interface function that performs code conversion,

buffering, and the like required for communications to and from a

network.

BPDU Bridge Protocol Data Unit A packet con

A packet containing ports, addresses, etc. to make sure data being passed through a bridged network arrives at its proper destination.

CMOS Complementary Metal

Oxide Semiconductor

A common semiconductor manufacturing technique in which positive and negative types of transistors are combined to form a current gate that in turn forms an effective means of controlling

electrical current through a chip.

CRC Cyclic Redundancy Check

A common technique for detecting data transmission errors. CRC

for Ethernet is 32 bits long.

**CUT-THROUGH SWITCH** 

A switch typically processes received packets by reading in the full packet (storing), then processing the packet to determine where it needs to go, then forwarding it. A cut-through switch simply reads in the first bit of an incoming packet and forwards the packet.

Cut-through switches do not store the packet.

**DA** Destination Address

**DMA** Direct Memory Access

The address to send packets.

A design in which memory on a chip is controlled independently of

the CPU.

**EMI** Electromagnetic Interference

A naturally occurring phenomena when the electromagnetic field of one device disrupts, impedes or degrades the electromagnetic field of another device by coming into proximity with it. In computer technology, computer devices are susceptible to EMI because electromagnetic fields are a byproduct of passing electricity through a wire. Data lines that have not been properly shielded are

susceptible to data corruption by EMI.

FCS Frame Check Sequence

FID Frame or Filter ID

**GPIO** General Purpose Input/Output

Specifies the frame identifier. Alternately is the filter identifier.

General purpose input/output pins are signal pins that can be controlled or monitored by hardware and software to perform

specific tasks.

See CRC.

IGMP Internet Group Management

Protocol

IPG Inter-Packet Gap

The protocol defined by RFC 1112 for IP multicast transmissions.

A time delay between successive data packets mandated by the network standard for protocol reasons. In Ethernet, the medium has to be "silent" (i.e., no data transfer) for a short period of time before a node can consider the network idle and start to transmit. IPG is used to correct timing differences between a transmitter and receiver. During the IPG, no data is transferred, and information in the gap can be discarded or additions inserted without impact on

data integrity.

**ISI** Inter-Symbol Interference The disruption of transmitted code caused by adjacent pulses

affecting or interfering with each other.

**ISA** Industry Standard Architecture A bus architecture used in the IBM PC/XT and PC/AT.

JUMBO PACKET

A packet larger than the standard Ethernet packet (1500 bytes).

Large packet sizes allow for more efficient use of bandwidth, lower

overhead, less processing, etc.

June 11, 2014 20 Revision 1.0

# **Acronyms (Continued)**

MAC Media Access Controller A functional block responsible for implementing the Media Access Control layer which is a sub layer of the Data Link Layer. MDI Medium Dependent Interface An Ethernet port connection that allows network hubs or switches to connect to other hubs or switches without a null-modem, or crossover, cable. MDI provides the standard interface to a particular media (copper or fiber) and is therefore "media dependent". MDI-X Medium Dependent An Ethernet port connection that allows networked end stations Interface Crossover (i.e., PCs or workstations) to connect to each other using a null-modem, or crossover, cable. For 10/100 full-duplex networks, an end point (such as a computer) and a switch are wired so that each transmitter connects to the far end receiver. When connecting two computers together, a cable that crosses the TX and RX is required to do this. With auto MDI-X, the PHY senses the correct TX and RX roles, eliminating any cable confusion. **MIB** Management Information Base The MIB comprises the management portion of network devices. This can include things like monitoring traffic levels and faults (statistical), and can also change operating parameters in network nodes (static forwarding addresses). The MII accesses PHY registers as defined in the IEEE 802.3 MII Media Independent Interface specification. NIC Network Interface Card An expansion board inserted into a computer to allow it to be connected to a network. Most NICs are designed for a particular type of network, protocol, and media, although some can serve multiple networks. **NPVID** Non-Port VLAN ID The port VLAN ID value is used as a VLAN reference. NRZ Non-Return to Zero A type of signal data encoding whereby the signal does not return to a zero state in between bits. PHY A device or functional block which performs the physical layer interface function in a network. **PLL** Phase-Locked Loop An electronic circuit that controls an oscillator so that it maintains a constant phase angle (i.e., lock) on the frequency of an input, or reference, signal. A PLL ensures that a communication signal is locked on a specific frequency and can also be used to generate, modulate, and demodulate a signal and divide a frequency. PTP Precision Time Protocol A protocol, IEEE 1588 as applied to this device, for synchronizing the clocks of devices attached to a specific network. **QMU** Queue Management Unit Manages packet traffic between the port 3 internal MAC and the system host (processor) interface. The QMU has built-in packet memories for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue). For the QMU, "transmit" means into port 3 of the switch from the external host, and "receive" is from the switch to the external host. This terminology is the opposite of the terminology used for other KSZ8462 switch blocks. SA Source Address The address from which information has been sent. TSU Timestamp Input Unit The functional block which captures signals on the GPIO pins and assigns a time to the specific event.

# **Acronyms (Continued)**

TDR Time Domain Reflectometry TDR is used to pinpoint flaws and problems in underground and

aerial wire, cabling, and fiber optics. They send a signal down the conductor and measure the time it takes for the whole or part of the

signal to return.

**TSU**Timestamp Input Unit

The functional block which captures signals on the GPIO pins and

assigns a time to the specific event.

**UTP** Unshielded Twisted Pair Commonly a cable containing 4 twisted pairs of wires. The wires

are twisted in such a manner as to cancel electrical interference


generated in each wire, therefore shielding is not required.

VLAN Virtual Local Area Network A configuration of computers that acts as if all computers are

connected by the same physical network but which may be located

virtually anywhere.

# **Pin Configuration**



# **Pin Description**

Pin Number	Pin Name	Туре	Pin Function		
1	RXM1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (- differential).		
2	RXP1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (+ differential).		
3	AGND	GND	Analog Ground.		
4	TXM1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (- differential).		
5	TXP1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (+ differential).		
6	VDD_AL	Р	This pin is used as an input for the low-voltage analog power. Its source should have appropriate filtering with a ferrite bead and capacitors.		
7	ISET	0	Current Set: Sets the physical transmit output current. Pull–down this pin with a $6.49 \mathrm{K}\Omega$ (1%) resistor to ground.		
8	AGND	GND	Analog Ground.		
9	VDD_A3.3	Р	3.3V analog VDD input power supply (must be well decoupled).		
10	RXM2	I/O	Port 2 physical receive (MDI) or transmit (MDIX) signal (- differential).		
11	RXP2	I/O	Port 2 physical receive (MDI) or transmit (MDIX) signal (+ differential).		
12	AGND	GND	Analog Ground.		
13	TXM2	I/O	Port 2 physical transmit (MDI) or receive (MDIX) signal (- differential).		
14	TXP2	I/O	Port 2 physical transmit (MDI) or receive (MDIX) signal (+ differential).		
15	FXSD2	ı	Fiber signal detect input for port 2 in 100BASE-FX fiber mode. When in copper mode, this input is unused and should be pulled to GND.		
			Note: This functionality is available only on the KSZ8462FHL.		
16	VDD_COL	Р	This pin is used as a second input for the low-voltage analog power. Its source should have appropriate filtering with a ferrite bead and capacitors.		
17	PWRDN	IPU	Full-Chip Power-Down: Active Low (Low = power down; High or floating = normal operation). While this pin is asserted low, all I/O pins will be tri-stated. All registers will be set to their default state. While this pin is asserted, power consumption will be minimal. When the pin is de-asserted, power consumption will climb to nominal and the device will be in the same state as having been reset by the reset pin (RSTN, p 63).		
18	X1	ı	25MHz Crystal or Oscillator Clock Connection: Pins (X1, X2) connect to a crystal or frequency oscillator source. If an oscillator is used, X1 connects to a VDD_IO		
19	X2	0	voltage tolerant oscillator and X2 is a no connect. This clock requirement is ±50ppm.		

#### Legend:

P = Power supply GND = Ground

I/O = Bi-directional I = Input O = Output.

IPD = Input with internal pull-down (58K ±30%).

IPU = Input with internal pull-up (58K ±30%).

OPD = Output with internal pull-down (58K ±30%).

Opu = Output with internal pull-up (58K ±30%).

IPU/O = Input with internal pull-up (58K  $\pm$ 30%) during power-up/reset; output pin otherwise.

IPD/O = Input with internal pull-down (58K ±30%) during power-up/reset; output pin otherwise.

I/O (PD) = Bi-directional Input/Output with internal pull-down (58K ±30%).

I/O (pu) = Bi-directional Input/Output with internal pull-up (58K  $\pm$ 30%).

Pin Number	Pin Name	Туре	Pin Function		
20	DGND	GND	Digital Ground		
21	VDD_IO	Р	3.3V, 2.5V or 1.8V digital VDD input power pin for IO logic and the internal low-voltage regulator.		
22	SD15/BE3	I/O (PD)	Shared Data Bus Bit[15] or BE3: This is data bit (D15) access when CMD = "0". This is Byte Enable 3 (BE3, 4th byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = "1". This pin must be tied to GND in 8-bit bus mode.		
23	SD14/BE2	I/O (PD)	Shared Data Bus Bit[14] or BE2: This is data bit (D14) access when CMD = "0". This is Byte Enable 2 (BE2, 3rd byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = "1". This pin must be tied to GND in 8-bit bus mode.		
24	SD13/BE1	I/O (PD)	Shared Data Bus Bit[13] or BE1: This is data bit (D13) access when CMD = "0". This is Byte Enable 1 (BE1, 2nd byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = "1". This pin must be tied to GND in 8-bit bus mode.		
25	SD12/BE0	I/O (PD)	Shared Data Bus Bit[12] or BE0: This is data bit (D12) access when CMD = "0". This is Byte Enable 0 (BE0, 1st byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = "1". This pin must be tied to GND in 8-bit bus mode.		
26	SD11	I/O (PD)	Shared Data Bus Bit[11]: This is data bit (D11) access when CMD = "0". Don't care when CMD = "1". This pin must be tied to GND in 8-bit bus mode.		
27	SD10/A10	I/O (PD)	Shared Data Bus bit[10]: This is data bit (D10) access when CMD = "0". In 8-bit bus mode, this pin must be tied to GND. In 16-bit bus mode, this is address A10 access when CMD = "1".		
28	SD9/A9	I/O (PD)	Shared Data Bus Bit[ 9] or A9: This is data bit (D9) access when CMD = "0". In 8-bit bus mode, this pin must be tied to GND. In 16-bit bus mode, this is address A9 access when CMD = "1".		
29	DGND	GND	Digital Ground.		
30	VDD_IO	Р	3.3V, 2.5V or 1.8V digital VDD input power pin for IO logic and the internal low-voltage regulator.		
31	SD8/A8	IPU/O	Shared Data Bus Bit[8] or A8: This is data bit (D8) access when CMD = "0". In 8-bit bus mode, this pin must be tied to GND. In 16-bit bus mode, this is address A8 access when CMD = "1".		
32	SD7/A7	IPD/O	Shared Data Bus Bit[7] or A7: This is data bit (D7) access when CMD = "0". In 8-bit bus mode, this is address A7 (1 <sup>st</sup> write) or Don't care (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is address A7 access when CMD = "1".		
33	SD6/A6	IPU/O	Shared Data Bus Bit[6] or A6: This is data bit (D6) access when CMD = "0". In 8-bit bus mode, this is address A6 (1 <sup>st</sup> write) or Don't care (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is address A6 access when CMD = "1".		
34	SD5/A5	IPU/O	Shared Data Bus Bit[5] or A5: This is data bit (D5) access when CMD = "0". In 8-bit bus mode, this is address A5 (1 <sup>st</sup> write) or Don't care (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is address A5 access when CMD = "1".		
35	SD4/A4	IPD/O	Shared Data Bus Bit[4] or A4: This is data bit (D4) access when CMD = "0". In 8-bit bus mode, this is address A4 (1 <sup>st</sup> write) or Don't care (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is address A4 access when CMD = "1".		

Pin Number	Pin Name	Туре	Pin Function		
36	SD3/A3	I/O (PD)	Shared Data Bus Bit[3] or A3: This is data bit (D3) access when CMD = "0". In 8-bit bus mode, this is address A3 (1 <sup>st</sup> write) or Don't care (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is address A3 access when CMD = "1".		
37	SD2/A2	I/O (PD)	Shared Data Bus Bit[2] or A2: This is data bit (D2) access when CMD = "0". In 8-bit bus mode, this is address A2 (1 <sup>st</sup> write) or A10 (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is address A2 access when CMD = "1".		
38	SD1/A1/A9	I/O (PD)	Shared Data Bus Bit[1] or A1 or A9: This is data bit (D1) access when CMD = "0". In 8-bit bus mode, this is address A1 (1 <sup>st</sup> write) or A9 (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is "Don't care" when CMD = "1".		
39	DGND	GND	Digital Ground.		
40	VDD_L	Р	This pin can be used in two ways; as the pin to input the low voltage to the device if the internal low-voltage regulator is not used, or as the low-voltage output if the internal low-voltage regulator is used.		
41	SD0/A0/A8	IPU/O	Shared Data Bus Bit[0] or A0 or A8: This is data bit (D0) access when CMD = "0". In 8-bit bus mode, this is address A0 (1 <sup>st</sup> write) or A8 (2 <sup>nd</sup> write) access when CMD = "1". In 16-bit bus mode, this is "Don't care" when CMD = "1".		
			Command Type: This command input decides the SD[15:0] shared data bus access information. When command input is low, the access of shared data bus is for data access either SD[15:0] -> DATA[15:0] in 16-bit bus mode or SD[7:0] -> DATA[7:0] in 8-bit bus mode.		
42 CMD I		IPD	When command input is high, in 16-bit bus mode: The access of shared data bus is for address A[10:2] access at shared data bus SD[10:2] and SD[1:0] is "don't care". Byte enable BE[3:0] at SD[15:12] and the SD[11] is "don't care". in 8-bit bus mode: It is for address A[7:0] during 1 <sup>st</sup> write access at shared data bus SD[7:0] or A[10:8] during 2 <sup>nd</sup> write access at shared data bus SD[2:0] (SD[7:3] is don't care).		
43	INTRN	OPU	Interrupt Output: This is an active low signal going to the host CPU to indicate an interrupt status bit is set. This pin needs an external 4.7KΩ pull-up resistor.		
44	RDN	IPU	Read Strobe: This signal is an active low signal used as the asynchronous read strobe during read access cycles by the Host processor. It is recommended that it be pulled up with a 4.7K–ohm resistor.		
45	WRN	IPU	Write Strobe: This is an asynchronous write strobe signal used during write cycles from the external host processor. It is a low active signal.		
46			Power Management Event: This output signal indicates that a wake-on-LAN event has been detected. The KSZ8462 is requesting the system to wake up from low power mode. Its assertion polarity is programmable with the default polarity to be active low.		
40	PME/EEPROM	IPD/O	Config Mode: (EEPROM): At the end of the power up / reset period, this pin is sampled and the pull-up/pull-down value is latched. The value latched will indicate if a serial EEPROM is present or not. See the "Strapping Options" section for details.		
47	CSN	IPU	Chip Select: This signal is the chip-select signal that is used by the ex ternal Host processor for accesses to the device. It is an active low signal.		
48	GPIO0	I/O(PU)	General Purpose Input/Output [0]: This pin can be used as an input or output pin for use by the IEEE 1588 event trigger or timestamp capture units. It will be synchronized to the internal IEEE 1588 clock. The host processor can also directly drive or read this GPIO pin.		
49	GPIO1	I/O(PU)	General Purpose Input/Output [1]: Refer to GPIO0 Pin 48 description.		

Pin Number	Pin Name	Туре	Pin Function			
50	DGND	GND	Digital Ground.			
51	VDD_L	Р	This pin can be used in two ways; as the pin to input the low voltage to the device if the internal low-voltage regulator is not used, or as the low-voltage output if the internal low-voltage regulator is used.			
52	GPIO2	I/O(PU)	This pin is GPIO2 (Refer to GPIO0 Pin 48 description).			
			Default function: EEPROM Serial Clock Output: A serial output clock is used to load configuration data into the KSZ8462 from the external EEPROM when it is present.			
53	GPIO3/EESK	I/O(PD)	Alternate function: General Purpose Input/Output [3]: This pin can be used as an input or output pin for use by the IEEE 1588 event trigger or timestamp capture units. It will be synchronized to the internal IEEE 1588 clock. The host processor can also directly drive or read this GPIO pin.			
			Function of this pin is controlled by bit[5] in IOMXSEL register.			
			Default function: EEPROM Data Input/Output: Serial data input/output is from/to external EEPROM when it is present.			
54	GPIO4/EEDIO	I/O(PD)	Alternate function: General Purpose Input/Output [4]: This pin can be used as an input or output pin for use by the IEEE 1588 event trigger or timestamp capture units. It will be synchronized to the internal IEEE 1588 clock. The host processor can also directly drive or read this GPIO pin.			
			Function of this pin is controlled by bit[2] in IOMXSEL register.			
			Default function: EEPROM Chip Select Output: This signal is used to select an external EEPROM device when it is present.			
55	GPIO5/EECS	I/O(PD)	Alternate function: General Purpose Input/Output [5]: This pin can be used as an input or output pin for use by the IEEE 1588 event trigger or timestamp capture units. It will be synchronized to the internal IEEE 1588 clock. The host processor can also directly drive or read this GPIO pin.			
			Function of this pin is controlled by bit[1] in IOMXSEL register.			
56	VDD_IO	Р	3.3V, 2.5V or 1.8V digital VDD input power pin for IO logic and the internal low-voltage regulator.			
57	DGND	GND	Digital Ground.			
58	GPIO6	I/O(PU)	General Purpose Input/Output [6]: Refer to GPIO0 pin 48 description.			

Pin Number	Pin Name	Туре	Pin Function				
59	P1LED1	IPU/O	Programmable LED Outputs to Indicate port 1 and port 2 Activity/Status: The LED is ON (active) when output is LOW; the LED is OFF (inactive) when output is HIGH. The port 1 LED pins outputs are determined by the table below if Reg. 0x06C – 0x06D, bits[14:12] are set to '000'. Otherwise, the port 1 LED pins are controlled via the processor by setting Reg. 0x06C – 0x06D, bits[14:12] to a non-zero value.				
60	P1LED0/H816	IPU/O	The port 2 LED pins output 0x085, bits[14:12] are set the processor by setting F	to '000'. Othe	rwise, the p	ort 2 LED pins	are controlled via
			Automatic port 1 and port	2 indicators a	re defined a	as follows:	
61	P2LED1	0		Two bits	s[9:8] in S0	GCR7 Control	Register
01	1 ZLLD1	- O		00 (Default)	01	10	11
			P1LED1/P2LED1	Speed	ACT	Duplex	Duplex
			P1LED0/P2LED0	LINK/ACT	LINK	LINK/ACT	LINK
62	P2LED0/LEBE	IPU/O	LINK = LED ON Speed = LED ON (100BT Duplex = LED ON (Full do Config Mode: (P1LED1): sampled and the pull-up/g this time. See the Strappi  Config Mode: (P1LED0/H sampled and the pull-up/ determine if 8-bit or 16-b Strapping Options section  Config Mode: (P2LED0/L) sampled and the pull-up/ determine if "Little Endian See the Strapping Option	At the end of toull-down valuing Options served at the end of toull-down valuing Options served at the expull-down valuit mode will be a for details.  EBE): At the expull-down valuing or "Big Endia" or "Big Endia"	he power upe is latched ction for defended for the power is latched used for the power is latched in mode with the power in the	o / reset period. It must be at a sails.  wer up / reset   d. The value lane Host Interfact  ower up / reset	, this pin is a logic high level a period, this pin is tched will be. See the period, this pin is tched will
63	RSTN	IPU	Reset: Hardware reset pin. (active low) This reset input is required to be low for a minimum of 10ms after supply voltages VDD_IO and 3.3V are stable.				
64	FXSD1	I	Fiber Signal Detect: Fiber Signal Detect input for port 1 in 100BASE-FX fiber mode. When in copper mode, this input is unused and should be pulled to GND.  Note: This functionality is available only on the KSZ8462FHL device.				

# **Strapping Options**

Pin Number	Pin Name	Туре	Pin Function During Power-up / Reset	
			EEPROM Select	
46	PME/	100/0	Pull-up = EEPROM present,	
40	EEPROM	IPD/O	NC or pull-down (default) = EEPROM not present.	
			This pin value is latched into register CCR, bit [9] at the end of the power-on-reset time.	
			Reserved	
59	P1LED1 IPU/O NC or Pull-Up (default) = Normal Operation,			
			Pull-Down = Reserved	
			8 or 16-Bit Bus Mode Select	
60	P1LED0/	IPU/O	NC or pull-up (default) = 16-bit bus mode, pull-down = 8-bit bus mode.	
	H816	0, 0	This pin value is also latched into register CCR, bit [7:6] at the end of the power-on-reset time.	
			Endian Mode Select for 8/16-bit Host Interface	
62	P2LED0/	/   ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	NC or pull-up (default) = Little Endian,	
02	62 LEBE IPU/O		pull-down = Big Endian.	
			This pin value is latched into register CCR, bit [10] at the end of the power-on-reset time.	

## Notes:

IPU/O = Input with internal pull-up (58K  $\pm$ 30%) during power-up/reset; output pin otherwise.

IPD/O = Input with internal pull-down (58K  $\pm 30\%$ ) during power-up/reset; output pin otherwise.

All strap-in pins are latched during power-up or reset as well as re-strap-in when hardware/software power-down and hardware reset.

# **Functional Description**

The KSZ8462HL/FHL is a highly-integrated networking device that incorporates a Layer-2 switch, two 10BT/100BT physical layer transceivers (PHYs) and associated MAC units, and a bus interface unit (BIU) with one general 8/16-bit host interface, and key IEEE 1588 precision time protocol (PTP) features.

The KSZ8462HL/FHL operates in a managed mode. In managed mode, a host processor can access and control all PHY, Switch, MAC, and IEEE 1588 related registers within the device via the host interface.

Physical signal transmission and reception are enhanced through the use of analog circuits in the PHY that make the design more efficient and allow for low power consumption. Both power management and energy-efficient Ethernet (EEE) are designed to save more power while device is in idle state. Wake-on-LAN is implemented to allow the KSZ8462 to monitor the network for packets intended to wake up the system which is upstream from the KSZ8462.

The KSZ8462HL/FHL is fully compliant to IEEE802.3u standards.

# **Direction Terminology**

Readers should note that two different terminologies are used in this datasheet to describe the direction of data flow. In the standard terminology that is used for all Micrel switches, directions are described from the point of view of the switch core: "transmit" indicates data flow out of the KSZ8462 on any of the three ports, while "receive" indicates data flow into the KSZ8462. This terminology is used for the MIB counters.

When referencing the QMU block, which is located on port 3 between the internal MAC and the external 8/16-bit host interface, directions are revered – they are described from the point of view of the external host processor. Thus, "transmit" indicates data flow from the host into port 3 of the KSZ8462, while "receive" indicates data flow out of the KSZ8462 on port 3. Since both terminologies are used for port 3, it is important to note whether or not a particular section refers to the QMU.

June 11, 2014 30 Revision 1.0

# Physical (PHY) Block

### 100BASE-TX Transmit

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. An external  $6.49K\Omega$  (1%) resistor for the 1:1 transformer ratio sets the output current.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output driver is also incorporated into the 100BASE-TX driver.

### 100BASE-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer has to adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to an MII format and provided as the input data to the MAC.

### Scrambler/De-Scrambler (100BASE-TX Only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander.

Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). After the scrambler generates a 2047-bit non-repetitive sequence, the receiver de-scrambles the incoming data stream using the same sequence as at the transmitter.

### PLL Clock Synthesizer (Recovery)

The internal PLL clock synthesizer generates 125MHz, 62.5MHz and 31.25MHz clocks for the KSZ8462 system timing. These internal clocks are generated from an external 25MHz crystal or oscillator. Refer to the Device Clocks section for more detailed information.

## 100BASE-FX Operation

Fiber Mode is available only on the KSZ8462FHL device.

100BASE-FX operation is similar to 100BASE-TX operation except that the scrambler/de-scrambler and MLT3 encoder/decoder are bypassed on transmission and reception. In this fiber mode, the auto-negotiation feature is bypassed and auto MDI/MDIX is disabled since there is no standard that supports fiber auto-negotiation and auto MDI/MDIX mode. The fiber port must be forced to either full-duplex or half-duplex mode.

All KSZ8462 devices are in copper mode (10BASE-T / 100BASE-TX) when reset or powered on. Fiber mode is enabled by clearing bits[7:6] in the CFGR register (0x0D8-0x0D9). Each port is individually configurable. Bit [13] in the DSP\_CNTRL\_6 register (0x734-0x735) should also be cleared if either (or both) ports are set to fiber mode.

June 11, 2014 31 Revision 1.0

### 100BASE-FX Signal Detection

In 100BASE-FX operation, the fiber signal detect inputs (FXSD) are usually connected to the signal detect (SD) output pin of the fiber transceiver. When FXSD is low, no fiber signal is detected and a far-end fault (FEF) is generated. When FXSD is high, the fiber signal is detected. To ensure proper operation, a resistive voltage divider is recommended to adjust the fiber transceiver SD output voltage swing to match the FXSD pin's input voltage threshold.

Alternatively, the user may choose not to implement the FEF feature. In this case, the FXSD input pin is tied high to force 100BASE-FX mode.

In copper mode, and on the KSZ8462HL, the FXSD pins are unused and should be pulled low.

#### 100BASE-FX Far-End Fault

A far-end fault (FEF) occurs when the signal detection is logically false on the receive side of the fiber transceiver. The KSZ8462FHLI detects an FEF when its FXSD input is below the fiber signal detect threshold. When an FEF is detected, the KSZ8462FHLI signals its fiber link partner that a FEF has occurred by sending 84 1's followed by a zero in the idle period between frames. By default, FEF is enabled. FEF can be disabled through register setting in P1CR4[12] and P2CR4[12].

### 10BASE-T Transmit

The 10BASE-T driver is incorporated with the 100BASE-TX driver to allow for transmission using the same magnets. They are internally wave-shaped and pre-emphasized into outputs with typical 2.3V amplitude. The harmonic contents are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

#### 10BASE-T Receive

On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phase–locked loop (PLL) perform the decoding function.

The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulse widths to prevent noise at the RXP1 or RXM1 input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8462 decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.

### MDI/MDI-X Auto Crossover

To eliminate the need for crossover cables between similar devices, the KSZ8462 supports HP-Auto MDI/MDI-X and IEEE 802.3u standard MDI/MDI-X auto crossover. HP-Auto MDI/MDI-X is the default.

The auto-sense function detects remote transmit and receive pairs and correctly assigns the transmit and receive pairs for the KSZ8462 device. This feature is extremely useful when end users are unaware of cable types in addition to saving on an additional uplink configuration connection. The auto-crossover feature can be disabled through the port control registers. The IEEE 802.3u standard MDI and MDI-X definitions are noted in Table 1:

Table 1. MDI/MDI-X Pin Definitions

	MDI	MD	I-X
RJ45 Pins	Signals	RJ45 Pins	Signals
1	TD+	1	RD+
2	TD-	2	RD-
3	RD+	3	TD+
6	RD-	6	TD-

June 11, 2014 32 Revision 1.0

### Straight Cable

A straight cable connects an MDI device to an MDI-X device or an MDI-X device to an MDI device. Figure 1 shows a typical straight cable connection between a network interface card (NIC) and a switch, or hub (MDI-X).




Figure 1. Typical Straight Cable Connection

#### Crossover Cable

A crossover cable connects an MDI device to another MDI device, or an MDI–X device to another MDI–X device. Figure 2 shows a typical crossover cable connection between two chips or hubs (two MDI–X devices).




Figure 2. Typical Crossover Cable Connection

### Auto-Negotiation

The KSZ8462 conforms to the auto-negotiation protocol as described by IEEE 802.3. It allows each port to operate at either 10BASE-T or 100BASE-TX. Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the best common mode of operation. In auto-negotiation, the link partners advertise capabilities across the link to each other and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation. Auto-negotiation is also used to negotiate support for Energy Efficient Ethernet (EEE). Auto-negotiation is supported only on the copper ports and not the fiber ports.

The following list shows the speed and duplex operation mode from highest to lowest:

Highest: 100BASE-TX, full-duplex
High: 100BASE-TX, half-duplex
Low: 10BASE-T, full-duplex
Lowest: 10BASE-T, half-duplex

If auto-negotiation is not supported or the link partner to the KSZ8462 is forced to bypass auto-negotiation, the mode is set by observing the signal at the receiver. This is known as parallel mode because while the transmitter is sending auto-negotiation advertisements, the receiver is listening for advertisements or a fixed signal protocol.

The link setup is shown in Figure 3.




Figure 3. Auto Negotiation and Parallel Operation

## LinkMD<sup>®</sup> Cable Diagnostics

The KSZ8462 LinkMD<sup>®</sup> uses time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems such as open circuits, short circuits, and impedance mismatches.

LinkMD works by sending a pulse of known amplitude and duration down the MDI and MDI-X pairs and then analyzes the shape of the reflected signal. Timing the pulse duration gives an indication of the distance to the cabling fault with a maximum distance of 200m and an accuracy of ±2m. Internal circuitry displays the TDR information in a user-readable digital format in register P1SCSLMD[8:0] or P2SCSLMD[8:0].

Note: Cable diagnostics are only valid for copper connections. Fiber-optic operation is not supported.

#### Access

LinkMD is initiated by accessing register P1SCSLMD (0x07C) or P2SCSLMD (0x094), the PHY special control/status & LinkMD register.

## Usage

Before initiating LinkMD, the value 0x8008 must be written to the ANA\_CNTRL\_3 Register (0x74C – 0x74D). This needs to be done once (after power-on reset), but does not need to be repeated for each initiation of LinkMD. Auto-MDIX must also be disabled before using LinkMD. To disable Auto-MDIX, write a '1' to P1CR4[10] or P2CR4[10] to enable manual control over the pair used to transmit the LinkMD pulse. The self-clearing cable diagnostic test enable bit, P1SCSLMD[12] or P2SCSLMD[12], is set to '1' to start the test on this pair.

When bit P1SCSLMD[12] or P2SCSLMD[12] returns to '0', the test is completed. The test result is returned in bits P1SCSLMD[14:13] or P2SCSLMD[14:13] and the distance is returned in bits P1SCSLMD[8:0] or P2SCSLMD[8:0]. The cable diagnostic test results are as follows:

00 = Valid test, normal condition

01 = Valid test, open circuit in cable

10 = Valid test, short circuit in cable

11 = Invalid test, LinkMD failed

If P1SCSLMD[14:13] or P2SCSLMD[14:13] is "11", this indicates an invalid test, and it occurs when the KSZ8462 is unable to shut down the link partner. In this instance, the test is not run, as it is not possible for the KSZ8462 to determine if the detected signal is a reflection of the signal generated or a signal from another source.

Cable distance can be approximated by the following formula:

P1SCSLMD[8:0] x 0.4m for port 1 cable distance

P2SCSLMD[8:0] x 0.4m for port 2 cable distance

This constant (0.4m) may be calibrated for different cabling conditions, including cables with a velocity of propagation that varies significantly from the norm.

#### **On-Chip Termination Resistors**

The KSZ8462 reduces board cost and simplifies board layout by using on-chip termination resistors for RX/TX differential pairs, eliminating the need for external termination resistors in copper mode. The on-chip termination and internal biasing will provide significant power savings when compared with using external biasing and termination resistors.

### **Loopback Support**

The KSZ8462 provides two loopback modes. One is near-end (remote) loopback to support remote diagnosing of failures on line side, and the other is Far-end loopback to support local diagnosing of failures through all blocks of the device. In loopback mode, the speed of the PHY port will be set to 100BASE-TX full-duplex mode.

June 11, 2014 35 Revision 1.0

### Far-End Loopback

Far-end loopback is conducted between the KSZ8462's two PHY ports. The loopback path starts at the "originating" PHY port's receive inputs (RXP/RXM), wraps around at the "loopback" PHY port's physical media dependent/physical media attachment (PMD/PMA), and ends at the "originating" PHY port's transmit outputs (TXP/TXM).

Bit[8] of registers P1CR4 and P2CR4 is used to enable far-end loopback for ports 1 and 2, respectively. As an alternative, Bit[14] of registers P1MBCR and P2MBCR can be used to enable far-end loopback. The port 2 far-end loopback path is illustrated in the Figure 4.

## Near-End (Remote) Loopback

Near-end (Remote) loopback is conducted at either the port 1 PHY or port 2 PHY. The loopback path starts at the PHY port's receive inputs (RXPx/RXMx), wraps around at the same PHY port's PMD/PMA (Physical Media Dependent/Physical Media Attachment) block, and ends at the same PHY port's transmit outputs (TXPx/TXMx). Bit[1] of registers P1PHYCTRL and P2PHYCTRL is used to enable near-end loopback for ports 1 and 2, respectively. As an alternative, Bit[9] of registers P1SCSLMD and P2SCSLMD can be used to enable near-end loopback. The near-end loopback paths for port 1 and port 2 are illustrated in Figure 4.




Figure 4. Near-End and Far-End Loopback

# Media Access Controller (MAC) Block

### **MAC Operation**

The KSZ8462 strictly abides by IEEE 802.3 standards to maximize compatibility. Additionally, there is an added MAC filtering function to filter unicast packets. The MAC filtering function is useful in applications such as VoIP where restricting certain packets reduces congestion and thus improves performance.

#### **Address Lookup**

The internal dynamic MAC address lookup table stores MAC addresses and their associated information. It contains a 1K entry unicast address learning table plus switching information.

The KSZ8462 is guaranteed to learn 1K addresses and distinguishes itself from hash-based lookup tables, which, depending on the operating environment and probabilities, may not guarantee the absolute number of addresses they can learn.

### Learning

The internal lookup engine updates the dynamic MAC address table with a new entry if the following conditions are met:

- The received packet's Source Address (SA) does not exist in the lookup table.
- The received packet has no receiving errors, and the packet size is of legal length.

The lookup engine inserts the qualified SA into the table, along with the port number and time stamp. If the table is full, the oldest entry of the table is deleted to make room for the new entry.

### Migration

The internal lookup engine also monitors whether a station has moved. If a station has moved, it updates the dynamic table accordingly. Migration happens when the following conditions are met:

- The received packet's SA is in the table but the associated source port information is different.
- The received packet has no receiving errors, and the packet size is of legal length.

The lookup engine updates the existing record in the table with the new source port information.

#### **Aging**

The lookup engine updates the time stamp information of a record whenever the corresponding SA appears. The time stamp is used in the aging process. If a record is not updated for a period of time, the lookup engine removes the record from the table. The lookup engine constantly performs the aging process and continuously removes aging records. The aging period is about 300 seconds, ±75 seconds. This feature can be enabled or disabled through global register SGCR1[10].

### **Forwarding**

The KSZ8462 forwards packets using the algorithm that is depicted in the following flowcharts. Figure 5 shows stage one of the forwarding algorithm where the search engine looks up the VLAN ID, static table, and dynamic table for the destination address, and comes up with "port to forward 1" (PTF1). PTF1 is then further modified by spanning tree, IGMP snooping, port mirroring, and port VLAN processes to come up with "port to forward 2" (PTF2), as shown in Figure 6. The packet is sent to PTF2.

The KSZ8462 will not forward the following packets:

- Error packets: These include framing errors, frame check sequence (FCS) errors, alignment errors, and illegal size
  packet errors.
- IEEE802.3x PAUSE frames: KSZ8462 intercepts these packets and performs full duplex flow control accordingly.
- "Local" packets: Based on destination address (DA) lookup. If the destination port from the lookup table matches the port from which the packet originated, the packet is defined as "local."

June 11, 2014 37 Revision 1.0




Figure 5. Destination Address Lookup Flow Chart in Stage One




Figure 6. Destination Address Resolution Flow Chart in Stage Two

### Inter Packet Gap (IPG)

If a frame is successfully transmitted, then the minimum 96-bit time for IPG is measured between two consecutive packets. If the current packet is experiencing collisions, the minimum 96-bit time for IPG is measured from carrier sense (CRS) to the next transmit packet.

### Back-Off Algorithm

The KSZ8462 implements the IEEE standard 802.3 binary exponential back-off algorithm in half-duplex mode. After 16 collisions, the packet is dropped.

#### **Late Collision**

If a transmit packet experiences collisions after 512 bit times of the transmission, the packet is dropped.

### **Legal Packet Size**

The KSZ8462 discards packets less than 64 bytes and can be programmed to accept packet sizes up to 1536 bytes in SGCR2[1]. The KSZ8462 can also be programmed for special applications to accept packet sizes up to 2000 bytes in SGCR1[4].

#### Flow Control

The KSZ8462 supports standard 802.3x flow control frames in both transmit and receive directions.

In the receive direction, if a PAUSE control frame is received on any port, the KSZ8462 will not transmit the next normal frame on that port until the timer, specified in the PAUSE control frame, expires. If another PAUSE frame is received before the current timer expires, the timer will be updated with the new value in the second PAUSE frame. During this period (while it is flow controlled), only flow control packets from the KSZ8462 are transmitted.

In the transmit direction, the KSZ8462 has intelligent and efficient ways to determine when to invoke flow control and send PAUSE frames. The flow control is based on availability of the system resources, including available buffers, available transmit queues and available receive queues.

The KSZ8462 issues a PAUSE frame containing the maximum pause time defined in IEEE standard 802.3x. Once the resource is freed up, the KSZ8462 sends out another flow control frame with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being constantly activated and deactivated.

On port 3, a flow control handshake exists internally between the QMU and the port 3 MAC. In the QMU, there are three programmable threshold levels for flow control in the RXQ FIFO: 1) low water mark register FCLWR (0x1B0), 2) high water mark register FCHWR (0x1B2), and 3) overrun water mark register FCOWR (0x1B4). The QMU will send a PAUSE frame internally to the MAC when the RXQ buffer fills with egress packets above the high water mark level (default 3.072 Kbytes available), and a stop PAUSE frame when the RXQ buffer drops below the low water mark level (default 5.12 Kbytes available). The QMU will drop new packets from the switch when the RXQ buffer fills beyond the overrun water mark level (default 256 bytes available).

#### Half-Duplex Backpressure

A half-duplex backpressure option (non-IEEE 802.3 standard) is also provided. The activation and deactivation conditions are the same as in full-duplex mode. If backpressure is required, the KSZ8462 sends preambles to defer the other stations' transmission (carrier sense deference).

To avoid jabber and excessive deference (as defined in the 802.3 standard), after a certain time, the KSZ8462 discontinues the carrier sense and then raises it again quickly. This short silent time (no carrier sense) prevents other stations from sending out packets thus keeping other stations in a carrier sense deferred state. If the port has packets to send during a backpressure situation, the carrier sense type backpressure is interrupted and those packets are transmitted instead. If there are no additional packets to send, carrier sense type backpressure is reactivated again until chip resources free up. If a collision occurs, the binary exponential back-off algorithm is skipped and carrier sense is generated immediately, thus reducing the chance of further collision and carrier sense is maintained to prevent packet reception.

June 11, 2014 40 Revision 1.0

To ensure no packet loss in 10BASE-T or 100BASE-TX half-duplex mode, the user must enable the following bits:

- Aggressive back off (bit[8] in SGCR1)
- No excessive collision drop (bit[3] in SGCR2)
- Back pressure flow control enable (bit[11] in P1CR2/P2CR2)

Note: These bits are not set in default, since this is not the IEEE standard.

#### **Broadcast Storm Protection**

The KSZ8462 has an intelligent option to protect the switch system from receiving too many broadcast packets. As the broadcast packets are forwarded to all ports except the source port, an excessive number of switch resources (bandwidth and available space in transmit queues) may be utilized. The KSZ8462 has the option to include "multicast packets" for storm control. The broadcast storm rate parameters are programmed globally, and can be enabled or disabled on a per port basis in P1CR1[7] and P2CR1[7]. The rate is based on a 67ms interval for 100BT and a 670ms interval for 10BT. At the beginning of each interval, the counter is cleared to zero and the rate limit mechanism starts to count the number of bytes during the interval. The rate definition is described in SGCR3[2:0][15:8]. The default setting is 0x63 (99 decimal). This is equal to a rate of 1%, calculated as follows:

148,800 frames/sec x 67ms/interval X 1% = 99 frames/interval (approx.) = 0x63

**Note:** 148,800 frames/sec is based on 64-byte block of packets in 100BASE-T with 12 bytes of IPG and 8 bytes of preamble between two packets.

### Port Individual MAC Address and Source Port Filtering

The KSZ8462 can provide individual MAC addresses for port 1 and port 2. They can be set at registers 0x0B0h-0x0B5h and 0x0B6-0x0BB. Received packets can be filtered (dropped) if their source address matches the MAC address of port 1 or port 2. This feature can be enabled by setting bits[11:10] in the P1CR1 or P2CR1 registers. One example of usage is that a packet will be dropped after it completes a full round trip within a ring network.

### **Address Filtering Function**

The KSZ8462 supports 11 different address filtering schemes as shown in Table 2. The Ethernet destination address (DA) field inside the packet is the first 6-byte field which uses to compare with either the host MAC address registers (0x110 – 0x115) or the MAC address hash table registers (0x1A0 – 0x1A7) for address filtering operation. The first bit (bit[40]) of the destination address (DA) in the Ethernet packet decides whether this is a physical address if bit[40] is "0" or a multicast address if bit[40] is "1".

June 11, 2014 41 Revision 1.0

**Table 2. MAC Address Filtering Scheme** 

		Receive Control Register (0x174 – 0x175): RXCR1					
Item	Address Filtering Mode	RX ALL (Bit [4])	RX Inverse (Bit [1])	RX Physical Address (Bit [11])	RX Multicast Address (Bit [8])	Description	
1	Perfect	0	0	1	1	All Rx frames are passed only if the DA exactly matches the MAC Address in MARL, MARM and MARH registers.	
2	Inverse Perfect	0	1	1	1	All Rx frames are passed if the DA is not matching the MAC Address in MARL, MARM, and MARH registers.	
3	Hash Only		0	0	0	All Rx frames with either multicast or physical destination address are filtering against the MAC address hash table.	
4	Inverse Hash Only	0	1	0	0	All Rx frames with either multicast or physical destination address are filtering not against the MAC address hash table.	
	Offig					All Rx frames which are filtering out at item 3 (Hash only) only are passed in this mode.	
5	Hash Perfect (Default)	0	0	1	0	All Rx frames are passed with physical address (DA) matching the MAC Address and to enable receive multicast frames that pass the hash table when Multicast address is matching the MAC address hash table.	
6	Inverse Hash Perfect	0	1	1	0	All Rx frames which are filtering out at item 5 (hash perfect) only are passed in this mode.	
7	Promiscuous	1	1	0	0	All Rx frames are passed without any conditions.	
8	Hash Only with Multicast Address Passed	1	0	0	0	All Rx frames are passed with physical address (DA) matching the MAC Address hash table and with Multicast address without any conditions.	
9	Perfect with Multicast Address Passed	1	0	1	1	All Rx frames are passed with physical address (DA) matching the MAC Address and with Multicast address without any conditions.	
10	Hash Only with Physical Address Passed	1	0	1	0	All Rx frames are passed with Multicast address matching the MAC Address hash table and with physical address without any conditions.	
11	Perfect with Physical Address Passed	1	0	0	1	All Rx frames are passed with Multicast address matching the MAC Address and with physical address without any conditions.	

#### Notes:

Bit [0] (RX Enable), Bit [5] (RX Unicast Enable) and Bit [6] (RX Multicast Enable) must set to 1 in RXCR1 register.

The KSZ8462 will discard frame with SA same as the MAC Address if bit[0] is set in RXCR2 register.

# **Switch Block**

### **Switching Engine**

The KSZ8462 features a high-performance switching engine to move data to and from the MAC's packet buffers. It operates in store and forward mode, while the efficient switching mechanism reduces overall latency. The switching engine has a 32KByte internal frame buffer. This resource is shared between all the ports. There are a total of 256 buffers available. Each buffer is sized at 128 Bytes.

# **Spanning Tree Support**

To support spanning tree, the host port is the designated port for the processor. The other ports (port 1 and port 2) can be configured in one of the five spanning tree states via "transmit enable", "receive enable" and "learning disable" register settings in registers P1CR2 and P2CR2 for ports 1 and 2, respectively. Table 3 shows the port setting and software actions taken for each of the five spanning tree states.

**Table 3. Spanning Tree States** 

Disable State	Port Setting	Software Action	
The port should not forward or receive any packets. Learning is disabled.	xmit enable = "0", receive enable = "0",	The processor should not send any packets to the port. The switch may still send specific packets to the processor (packets that match some entries in the Static MAC Address Table with "overriding bit" set) and the processor should discard those packets. Address learning is disabled on the port in this state.	
Blocking State	learning disable = "1"		
Only packets to the processor are forwarded.	xmit enable = "0",	The processor should not send any packets to the port(s) in this state. The processor should program the Static MAC Address Table with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit should also be set so that the switch will forward those specific packets to the processor. Address learning is disabled on the port in this state.	
Listening State	receive enable = "0", earning disable = "1"		
Only packets to and from the processor are forwarded. Learning is disabled.	xmit enable = "0", receive enable = "0",	The processor should program the Static MAC Address Table with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state. Address learning is disabled on the port in this state.	
Learning State	learning disable = "1"		
Only packets to and from the processor are forwarded. Learning is enabled.	xmit enable = "0", receive enable = "0",	The processor should program the Static MAC Address Table with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state. Address learning is enabled on the port in this state.	
Forwarding State	learning disable = "0"		
Packets are forwarded and received normally. Learning is enabled.	xmit enable = "1", receive enable = "1", learning disable = "0"	The processor programs the Static MAC Address Table with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit is set so that the switch forwards those specific packets to the processor. The processor can send packets to the port(s) in this state. Address learning is enabled on the port in this state.	

# **Rapid Spanning Tree Support**

There are three operational states assigned to each port for RSTP (Discarding, Learning, and Forwarding):

- Discarding ports do not participate in the active topology and do not learn MAC addresses.
- Discarding state: the state includes three states of the disable, blocking and listening of STP.
- Port setting: xmit enable = "0", receive enable = "0", learning disable = "1".

# **Discarding State**

Software action: The host processor should not send any packets to the port. The switch may still send specific packets to the processor (packets that match some entries in the static table with "overriding bit" set) and the processor should discard those packets. When the port's learning capability (learning disable = '1') is disabled, setting bits[10:9] in the SGCR8 register will rapidly flush the port related entries in the dynamic MAC table and static MAC table.

The processor is connected to port 3 via the host interface. Address learning is disabled on the port in this state.

### Learning State

Ports in "Learning States" learn MAC addresses, but do not forward user traffic.

Learning State: Only packets to and from the processor are forwarded. Learning is enabled.

Port setting for Learning State: transmit enable = "0", receive enable = "0", learning disable = "0".

Software action: The processor should program the static MAC table with the entries that it needs to receive (e.g., BPDU packets). The "overriding" bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state (see *Tail Tagging Mode* section for details.) Address learning is enabled on the port in this state.

Ports in forwarding states fully participate in both data forwarding and MAC learning.

# Forwarding State

Forwarding state: Packets are forwarded and received normally. Learning is enabled.

Port setting: transmit enable = "1", receive enable = "1", learning disable = "0".

Software action: The processor should program the static MAC table with the entries that it needs to receive (e.g., BPDU packets). The "overriding" bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state, see "Tail Tagging Mode" section for details. Address learning is enabled on the port in this state.

RSTP uses only one type of BPDU called RSTP BPDUs. They are similar to STP Configuration BPDUs with the exception of a type field set to "version 2" for RSTP and "version 0" for STP, and a flag field carrying additional information.

#### **Tail Tagging Mode**

Tail tag mode is only seen and used by the port 3 host interface, which should be connected to a processor. It is an effective way to retrieve the ingress port information for spanning tree protocol, IGMP snooping, and other applications. Bits [1:0] in the one byte tail tagging are used to indicate the source/destination port in port 3. Bits [3:2] are used for priority setting of the ingress frame in port 3. Other bits are not used. The tail tag feature is enabled by setting bit [8] in the SGCR8 register.




Figure 7. Tail Tag Frame Format

**Table 4. Tail Tag Rules** 

Ingress to Port 3 (Host − > KSZ8462)				
Bit [1:0]	Destination Port			
00	Normal (Address Look up)			
01	Port 1			
10	Port 2			
11	Port 1 and Port 2			
Bit [3:2]	Frame Priority			
00	Priority 0			
01	Priority 1			
10	Priority 2			
11	Priority 3			
Egress from Po	ort 3 (KSZ8462 – > Host)			
Bit [0]	Source Port			
0	Port 1			
1	Port 2			

### **IGMP Support**

For internet group management protocol (IGMP) support in Layer 2, the KSZ8462 provides two components:

### "IGMP" Snooping

The KSZ8462 traps IGMP packets and forwards them only to the processor (host port). The IGMP packets are identified as IP packets (either Ethernet IP packets, or IEEE 802.3 SNAP IP packets) with IP version = 0x4 and protocol version number = 0x2.

#### "Multicast Address Insertion" in the Static MAC Table

Once the multicast address is programmed in the Static MAC Address Table, the multicast session is trimmed to the subscribed ports, instead of broadcasting to all ports.

To enable IGMP support, set bit[14] to '1' in the SGCR2 register. Also, Tail Tagging Mode needs to be enabled, so that the processor knows which port the IGMP packet was received on. This is achieved by setting bit[8] to '1' in the SGCR8 register.

### IPv6 MLD Snooping

The KSZ8462 traps IPv6 multicast listener discovery (MLD) packets and forwards them only to the processor (host port). MLD snooping is controlled by SGCR2, bit[13] (MLD snooping enable) and SGCR2 bit[12] (MLD option).

Setting SGCR2 bit[13] causes the KSZ8462 to trap packets that meet all of the following conditions:

- IPv6 multicast packets
- Hop count limit = "1"
- IPv6 next header = "1" or "58" (or = "0" with hop-by-hop next header = "1" or "58")
- If SGCR2[12] = "1", IPv6 next header = "43", "44", "50", "51", or "60" (or = "0" with hop-by-hop next header = "43", "44", "50", "51", or "60")

June 11, 2014 45 Revision 1.0

### **Port Mirroring Support**

KSZ8462 supports "port mirroring" comprehensively as illustrated in the following sub-sections:

### "Receive Only" Mirror-on-a-Port

All the packets received on the port are mirrored on the sniffer port. For example, port 1 is programmed to be "receive sniff" and the host port is programmed to be the "sniffer port". A packet received on port 1 is destined to port 2 after the internal lookup. The KSZ8462 forwards the packet to both port 2 and the host port. The KSZ8462 can optionally even forward "bad" received packets to the "sniffer port".

### "Transmit Only" Mirror-on-a-Port

All the packets transmitted on the port are mirrored on the sniffer port. For example, port 1 is programmed to be "transmit sniff" and the host port is programmed to be the "sniffer port". A packet received on port 2 is destined to port 1 after the internal lookup. The KSZ8462 forwards the packet to both port 1 and the host port.

#### "Receive and Transmit" Mirror-on-Two-Ports

All the packets received on port A and transmitted on port B are mirrored on the sniffer port. To turn on the "AND" feature, set register SGCR2, bit 8 to "1". For example, port 1 is programmed to be "receive sniff", port 2 is programmed to be "transmit sniff", and the host port is programmed to be the "sniffer port". A packet received on port 1 is destined to port 2 after the internal lookup. The KSZ8462 forwards the packet to both port 2 and the host port.

Multiple ports can be selected as "receive sniff" or "transmit sniff". In addition, any port can be selected as the "sniffer port". All these per port features can be selected through registers P1CR2, P2CR2, and P3CR2 for ports 1, 2, and the host port, respectively.

### **IEEE 802.1Q VLAN Support**

The KSZ8462 supports 16 active VLANs out of the 4096 possible VLANs specified in the IEEE 802.1Q specification. KSZ8462 provides a 16-entry VLAN table, which converts the 12-bits VLAN ID (VID) to the 4-bits Filter ID (FID) for address lookup. If a non-tagged or null-VID-tagged packet is received, the ingress port default VID is used for lookup. In VLAN mode, the lookup process starts with VLAN table lookup to determine whether the VID is valid. If the VID is not valid, the packet is dropped and its address is not learned. If the VID is valid, the FID is retrieved for further lookup. The FID + Destination Address (FID+DA) are used to determine the destination port. The FID + Source Address (FID+SA) are used for address learning (see Table 5 and Table 6).

Advanced VLAN features are also supported in the KSZ8462, such as "VLAN ingress filtering" and "discard non PVID" defined in bits[14:13] of P1CR2, P2CR2 and P3CR2 registers. These features can be controlled on per port basis.

Table 5. FID + DA Lookup in VLAN Mode

DA Found in Static MAC Table?	Use FID Flag?	FID Match?	DA+FID Found in Dynamic MAC Table?	Action
No	Don't Care	Don't Care	No	Broadcast to the membership ports defined in the VLAN Table bits[18:16]
No	Don't Care	Don't Care	Yes	Send to the destination port defined in the Dynamic MAC Address Table bits[53:52]
Yes	0	Don't Care	Don't Care	Send to the destination port(s) defined in the Static MAC Address Table bits[50:48]
Yes	1	No	No	Broadcast to the membership ports defined in the VLAN Table bits[18:16]
Yes	1	No	Yes	Send to the destination port defined in the Dynamic MAC Address Table bits[53:52]
Yes	1	Yes	Don't Care	Send to the destination port(s) defined in the Static MAC Address Table bits[50:48]

June 11, 2014 46 Revision 1.0

Table 6. FID + SA Lookup in VLAN Mode

FID+SA Found in Dynamic MAC Table?	Action
No	Learn and add FID+SA to the Dynamic MAC Address Table
Yes	Update time stamp

### **QoS Priority Support**

The KSZ8462 provides quality-of-service (QoS) for applications such as VoIP and video conferencing. The KSZ8462 offer 1, 2, and 4 priority queues option per port. This is controlled by bit[0] and bit[8] in P1CR1, P2CR1 and P3CR1 registers as shown below:

- Bit[0], Bit[8] = '00' Egress port is a single output queue as default.
- Bit[0], Bit[8] = '01' Egress port can be split into two priority transmit queues. (Q0 and Q1)
- Bit[0], Bit[8] = '10' Egress port can be split into four priority transmit queues. (Q0, Q1, Q2 and Q3)

The four priority transmit queues is a new feature in the KSZ8462. Queue 3 is the highest priority queue and Queue 0 is the lowest priority queue. If a port's transmit queue is not split, high priority and low priority packets have equal priority in the transmit queue.

There is an additional option for every port via bits[15,7] in the P1TXQRCR1, P1TXQRCR2, P2TXQRCR1, P2TXQRCR2, P3TXQRCR1, and P3TXQRCR2 Registers to select either always to deliver high priority packets first or use weighted fair queuing for the four priority queues scale by 8:4:2:1.

### Port-Based Priority

With port-based priority, each ingress port is individually classified as a specific priority level. All packets received at the high-priority receiving port are marked as high priority and are sent to the high-priority transmit queue if the corresponding transmit queue is split. Bits [4:3] of registers P1CR1, P2CR1, and P3CR1 is used to enable port-based priority for ports 1, 2, and the host port, respectively.

#### 802.1p-Based Priority

For 802.1p-based priority, the KSZ8462 examines the ingress (incoming) packets to determine whether they are tagged. If tagged, the 3-bit priority field in the VLAN tag is retrieved and used to look up the "priority mapping" value, as specified by the register SGCR6. The "priority mapping" value is programmable.

Figure 8 illustrates how the 802.1p priority field is embedded in the 802.1Q VLAN tag.

June 11, 2014 47 Revision 1.0




Figure 8. 802.1p Priority Field Format

802.1p based priority is enabled by bit[5]of registers P1CR1, P2CR1, and P3CR1 for ports 1, 2, and the host port, respectively.

The KSZ8462 provides the option to insert or remove the priority tagged frame's header at each individual egress port. This header, consisting of the 2 bytes VLAN protocol ID (VPID) and the 2 bytes tag control information field (TCI), is also referred to as the 802.1Q VLAN tag.

Tag insertion is enabled by bit [2] of registers P1CR1, P2CR1, and P3CR1 for ports 1, 2, and the host port, respectively. At the egress port, untagged packets are tagged with the ingress port's default tag. The default tags are programmed in register sets P1VIDCR, P2VIDCR, and P3VIDCR for ports 1, 2, and the host port, respectively. The KSZ8462 does not add tags to already tagged packets.

Tag removal is enabled by bit [1] of registers P1CR1, P2CR1, and P3CR1 for ports 1, 2, and the host port, respectively. At the egress port, tagged packets will have their 802.1Q VLAN Tags removed. The KSZ8462 will not modify untagged packets.

The CRC is recalculated for both tag insertion and tag removal.

# 802.1p Priority Field Re-Mapping

This is a QoS feature that allows the KSZ8462 to set the "user priority ceiling" at any ingress port. If the ingress packet's priority field has a higher priority value than the default tag's priority field of the ingress port, the packet's priority field is replaced with the default tag's priority field. The "user priority ceiling" is enabled by bit[3] of registers P1CR2, P2CR2, and P3CR2 for ports 1, 2, and the host port, respectively.

#### **DiffServ-Based Priority**

DiffServ-based priority uses the TOS registers shown in the Type-of-Service (TOS) Priority Control Registers section. The TOS priority control registers implement a fully-decoded, 128-bit differentiated services code point (DSCP) register to determine packet priority from the 6-bit TOS field in the IP header. When the most significant 6 bits of the TOS field are fully decoded, the resultant of the 64 possibilities is compared with the corresponding bits in the DSCP register to determine priority.

June 11, 2014 48 Revision 1.0

### **Rate-Limiting Support**

The KSZ8462 supports hardware rate limiting from 64Kbps to 99Mbps (refer to Table 23), independently on the "receive side" and on the "transmit side" as per port basis. For 10BASE-T, a rate setting above 10Mbps means the rate is not limited. On the receive side, the data receive rate for each priority at each port can be limited by setting up ingress rate control registers. On the transmit side, the data transmit rate for each priority queue at each port can be limited by setting up egress rate control registers. The size of each frame has options to include minimum interframe gap (IFG) or preamble byte, in addition to the data field (from packet DA to FCS).

For ingress rate limiting, KSZ8462 provides options to selectively choose frames from all types, multicast, broadcast, and flooded unicast frames. The KSZ8462 counts the data rate from those selected type of frames. Packets are dropped at the ingress port when the data rate exceeds the specified rate limit.

For egress rate limiting, the "leaky bucket" algorithm is applied to each output priority queue for shaping output traffic. Inter frame gap is stretched on a per frame base to generate smooth, non-burst egress traffic. The throughput of each output priority queue is limited by the egress rate specified.

If any egress queue receives more traffic than the specified egress rate throughput, packets may be accumulated in the output queue and packet memory. After the memory of the queue or the port is used up, packet dropping or flow control will be triggered. As a result of congestion, the actual egress rate may be dominated by flow control/dropping at the ingress end, and may be therefore slightly less than the specified egress rate.

To reduce congestion, it is a good practice to make sure the egress bandwidth exceeds the ingress bandwidth.

### **MAC Address Filtering Function**

When a packet is received, the destination MAC address is looked up in both the static and dynamic MAC address tables. If the address is not found in either of these tables, then the destination MAC address is "unknown". By default, an unknown unicast packet is forwarded to all ports except the port at which it was received. An optional feature makes it possible to specify the port or ports to which to forward unknown unicast packets. It is also possible to specify no ports, meaning that unknown unicast packets will be discarded. This feature is enabled by setting bit[7] in SGCR7.

The unicast MAC address filtering function is useful in preventing the broadcast of unicast packets that could degrade the quality of this port in applications such as voice-over-internet protocol (VoIP).

June 11, 2014 49 Revision 1.0

# **Queue Management Unit (QMU)**

The Queue Management Unit (QMU) manages packet traffic on port 3 between the internal MAC and the external host processor interface. It has built-in packet memory for receive and transmit functions called transmit queue (TXQ) and receive queue (RXQ). The RXQ capacity is 12Kbytes, and the TXQ capacity is 6Kbytes. These FIFOs support back-to-back, non-blocking frame transfer performance. There are control registers for system control, frame status registers for current packet transmit/receive status, and interrupts to inform the host of the real time TX/RX status.

Please refer to the Direction Terminology section for a discussion of the different terminology used to describe the QMU.

# Transmit Queue (TXQ) Frame Format

The frame format for the transmit queue is shown in Table 7. The first word contains the control information for the frame to transmit. The second word is used to specify the total number of bytes of the frame. The packet data follows. The packet data area holds the frame itself. It may or may not include the CRC checksum depending upon whether hardware CRC checksum generation is enabled in bit [1] in TXCR register.

Multiple frames can be pipelined in both the transmit queue and receive queue as long as there is enough queue memory, thus avoiding overrun. For each transmitted frame, the transmit status information for the frame is located in the TXSR (0x172) register.

**Table 7. Frame Format for Transmit Queue** 

Packet Memory Address Offset	Bit 15	Bit 0
	2 <sup>nd</sup> Byte	1 <sup>st</sup> Byte
0	Control Word	
0	(High byte and low byte need to swap in Big-Endian mode)	
2	Byte Count	
2	(High byte and low byte need to swap in Big-Endian mode)	
4 116	Transmit Packet Data	
4 – Up	(Maximum size is 2000)	

Since multiple packets can be pipelined into the TX packet memory for transmit, the transmit status reflects the status of the packet that is currently being transferred on the MAC interface, which may or may not be the last queued packet in the TX queue.

The transmit control word is the first 16-bit word in the TX packet memory, followed by a 16-bit byte count. It must be word aligned. Each control word corresponds to one TX packet. Table 8 gives the transmit control word bit fields.

**Table 8. Transmit Control Word Bit Fields** 

Bit	Description
15	TXIC Transmit Interrupt on Completion: When this bit is set, the KSZ8462 sets the transmit interrupt after the present frame has been transmitted.
14 - 10	Reserved.
9 - 8	Reserved
7 – 6	Reserved.
5 - 0	TXFID Transmit Frame ID: This field specifies the frame ID that is used to identify the frame and its associated status information in the transmit status register.

The transmit byte count specifies the total number of bytes to be transmitted from the TXQ. Its format is given in Table 9.

**Table 9. Transmit Byte Count Format** 

Bit	Description
15 – 11	Reserved.
10 - 0	TXBC Transmit Byte Count: Transmit Byte Count. Hardware uses the byte count information to conserve the TX buffer memory for better utilization of the packet memory.
	<b>Note</b> : The hardware behavior is unknown if an incorrect byte count information is written to this field. Writing a "0" value to this field is not permitted.

The data area contains six bytes of destination address (DA) followed by six bytes of source address (SA), followed by a variable-length number of bytes. On transmit, all bytes are provided by the CPU, including the source address. The KSZ8462 does not insert its own SA. The IEEE 802.3 frame length word (frame type in Ethernet) is not interpreted by the KSZ8462. It is treated transparently as data both for transmit operations.

### Frame Transmitting Path Operation in TXQ

This section describes the typical register settings for transmitting packets from a host processor to the KSZ8462 using the generic bus interface. The user can use the default value for most of the transmit registers. Table 10 describes all the registers which need to be set and used for transmitting single frames.

**Table 10. Register Setting for Transmit Function Block** 

Register Name [bit](offset)	Description
	Set transmit control function as below:
TXCR[3:0](0x170)	Set bit[3] to enable transmitting flow control. Set bit [2] to enable transmitting padding.
TXCR[8:5](0x170)	Set bit[1] to enable transmitting CRC. Set bit [0] to enable transmitting block operation.
	Set transmit checksum generation for ICMP, UDP, TCP and IP packet.
TXMIR[12:0](0x178)	The amount of free transmit memory available is represented in units of byte. The TXQ memory (6KByte) is used for both frame payload and control word.
TVOCD[0](0v180)	For single frame to transmit, set this bit[0] = "1" (manual enqueue). The KSZ8462 will enable current TX frame prepared in the TX buffer is queued for transmit; this is only transmit one frame at a time.
TXQCR[0](0x180)	<b>Note</b> : This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before setting up another new TX frame.
TXQCR[1](0x180)	When this bit is written as "1", the KSZ8462 will generate interrupt (bit[6] in the ISR register) to CPU when TXQ memory is available based upon the total amount of TXQ space requested by CPU at TXNTFSR (0x19E) register.
	<b>Note</b> : This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before set to "1" again.
RXQCR[3](0x182)	Set bit[3] to start DMA access from host CPU either read (receive frame data) or write (transmit data frame)
TXFDPR[14](0x184)	Set bit[14] to enable TXQ transmit frame data pointer register increments automatically on accesses to the data register.
IED[44][6](0v400)	Set bit[14] to enable transmit interrupt in interrupt enable register.
IER[14][6](0x190)	Set bit[6] to enable transmit space available interrupt in interrupt enable register.
USR[15:0](0x192) Write all ones (0xFFFF) to clear all interrupt status bits after interrupt occurred in interrupt register.	
TXNTFSR[15:0](0x19E)	The host CPU is used to program the total amount of TXQ buffer space which is required for next total transmit frames size in double-word count.

June 11, 2014 51 Revision 1.0

### Driver Routine for Transmitting Packets from Host Processor to KSZ8462

The transmit routine is called by the upper layer to transmit a contiguous block of data through the Ethernet controller. It is the user's choice to decide how the transmit routine is implemented. If the Ethernet controller encounters an error while transmitting the frame, it's the user's choice to decide whether the driver should attempt to retransmit the same frame or discard the data. Figure 9 shows the step-by-step process for transmitting a single packet from host processor to the KSZ8462.

Each DMA write operation from the host CPU to the "write TXQ frame buffer" begins with writing a control word and a byte count of the frame header. At the end of the write, the host CPU must write each piece of frame data to align with a double word boundary at the end. For example, the host CPU has to write up to 68 bytes if the transmit frame is 65 bytes.




Figure 9. Host TX Single Frame in Manual Enqueue Flow Diagram

# Receive Queue (RXQ) Frame Format

The frame format for the receive queue is shown in Table 11. The first word contains the status information for the frame received. The second word is the total number of bytes of the RX frame. Following that is the packet data area. The packet data area holds the frame itself. It includes the CRC checksum.

**Table 11. Frame Format for Receive Queue** 

Packet Memory Address Offset	Bit 15	Bit 0
(Bytes)	2 <sup>nd</sup> Byte	1 <sup>st</sup> Byte
	Status Word	
0	(High byte and low byte need to swap in Big-Endian mode. Also see description register)	in RXFHSR
	Byte Count	
2	(High byte and low byte need to swap in Big-Endian mode. Also see description register)	in RXFHBCR
4 – Up	Receive Packet Data	
4 – Up	(Maximum size is 2000)	

### Frame Receiving Path Operation in RXQ

This section describes the typical register settings for receiving packets from KSZ8462 to the host processor via the generic host bus interface. Users can use the default value for most of the receive registers. Table 12 describes all registers which need to be set and used for receiving single or multiple frames.

June 11, 2014 53 Revision 1.0

Table 12. Register Settings for Receive Function Block

Register Name [bit](offset)	Description
	Set receive control function as below:
RXCR1 (0x174)	Set RXCR1[10] to enable receiving flow control. Set RXCR1[0] to enable receiving block operation.
RXCR2 (0x176)	Set receive checksum check for ICMP, UDP, TCP, and IP packet.
	Set receive address filtering scheme as shown in Table 2.
RXFHSR[15:0] (0x17C)	This register (read only) indicates the current received frame header status information.
RXFHBCR[11:0] (0x17E)	This register (read only) indicates the current received frame header byte count information.
	Set RXQ control function as below:
	Set bit[3] to start DMA access from host CPU either read (receive frame data) or write (transmit data frame).
	Set bit[4] to automatically enable RXQ frame buffer de-queue.
RXQCR[12:3] (0x182)	Set bit[5] to enable RX frame count threshold and read bit[10] for status.
	Set bit[6] to enable RX data byte count threshold and read bit[11] for status.
	Set bit[7] to enable RX frame duration timer threshold and read bit[12] for status.
	Set bit[9] to enable RX IP header two-byte offset.
RXFDPR[14] (0x186)	Set bit[14] to enable RXQ address register increments automatically on accesses to the data register.
RXDTTR[15:0] (0x18C)	Used to program the received frame duration timer value. When Rx frame duration in RXQ exceeds this threshold in 1uS interval count and bit[7] of RXQCR register is set to "1", the KSZ8462 will generate RX interrupt in ISR[13] and indicate the status in RXQCR[12].
RXDBCTR[15:0] (0x18E)	Used to program the received data byte count value. When the number of received bytes in RXQ exceeds this threshold in byte count and bit [6] of RXQCR register is set to "1", the KSZ8462 will generate RX interrupt in ISR[13] and indicate the status in RXQCR[11].
IER[13] (0x190)	Set bit[13] to enable receive interrupt in interrupt enable register.
ISR[15:0] (0x192)	Write all ones (0xFFFF) to clear all interrupt status bits after interrupt occurred in interrupt status register.
RXFC[15:8] (0x1B8)	Rx Frame Count. This indicates the total number of frames received in the RXQ frame buffer when the receive interrupt (Reg. ISR, bit [13]) occurred.
RXFCTR[7:0] (0x19C)	Used to program the received frame count threshold value. When the number of received frames in RXQ exceeds this threshold value and bit[5] of RXQCR register is set to "1", the KSZ8462 will generate an RX interrupt in ISR[13] and indicate the status in RXQCR[10].

#### Driver Routine for Receiving Packets from the KSZ8462 to the Host Processor

The software driver receives data packet frames from the KSZ8462 device either as a result of polling or an interrupt based service. When an interrupt is received, the operating system invokes the interrupt service routine that is in the interrupt vector table.

If your system has operating system support, to minimize interrupt lockout time, the interrupt service routine should handle at interrupt level only those tasks that require minimum execution time, such as error checking or device status change. The routine should queue all the time-consuming work to transfer the packet from the KSZ8462 RXQ into system memory at task level. Figure 10 shows the step-by-step for receive packets from KSZ8462 to host processor.

Note: For each DMA read operation from the host CPU to read the RXQ frame buffer, the first read data (byte in 8-bit bus mode, word in 16-bit bus mode) is dummy data and must be discarded by the host CPU. Afterward, the host CPU must read each data frame to align it with a double word boundary at the end. For example, the host CPU has to read up to 68 bytes if the number of received frames is 65 bytes.

June 11, 2014 54 Revision 1.0




Figure 10. Host RX Single or Multiple Frames in Auto-Dequeue Flow Diagram

In order to read received frames from RXQ without error, the software driver must follow these steps:

- 1. When a receive interrupt occurs and the software driver writes a "1" to clear the RX interrupt in the ISR register; the KSZ8462 will update the Rx frame counter (RXFC) register for this interrupt.
- 2. When the software driver reads back the Rx frame count (RXFC) register, the KSZ8462 will update both the receive frame header status and byte count registers (RXFHSR/RXFHBCR).
- When the software driver reads back both the receive frame header status and byte count registers (RXFHSR/RXFHBCR), the KSZ8462 will update the next receive frame header status and byte count registers (RXFHSR/RXFHBCR).

# IEEE 1588 Precision Time Protocol (PTP) Block

The IEEE 1588 precision time protocol (PTP) provides a method for establishing synchronized time across nodes in an Ethernet networking environment. The KSZ8462 implements V2 (2008) of the IEEE 1588 PTP specification.

The KSZ8462 3-port switch implements the IEEE 1588 PTP Version 2 protocol. port 1 and port 2 can be programmed as either end-to-end (E2E) or peer-to-peer (P2P) transparent clock (TC) ports. In addition, port 3 can be programmed as either slave or master ordinary clock (OC) port. Ingress timestamp capture, egress timestamp recording, correction field update with residence time and link delay, delay turn-around time insertion, egress timestamp insertion, and checksum update are supported. PTP frame filtering is implemented to enhance overall system performance. Delay adjustments are implemented to fine tune the synchronization. Versatile event trigger outputs and timestamp capture inputs are implemented to meet various real time application requirements through GPIO pins.

The key features of the KSZ8462 implementation are as follows:

- Both one-step and two-step TC operations are supported
- Implementation of precision time clock per specification (Upper 16 bits of second clock not implemented due to practical values of time)
- Both E2E and P2P TC are supported on port 1 and port 2
- Both slave and master OC are supported on port 3
- PTP multicast and unicast frames are supported
- Transports of PTP over IPv4/IPv6 UDP and IEEE 802.3/Ethernet are supported
- Both path delay request-response and peer delay mechanism are supported
- Precision time stamping of input signals on the GPIO pins
- Creation and delivery of clocks, pulses, or other unique serial bit streams on the GPIO pins with respect to precise Precision time Clock time.

IEEE 1588 defines two essential functions: The measurement of link and residence (switching) delays by using the Delay\_Req/Resp or Pdelay\_Req/Resp messages, and the distribution of time information by using the Sync/Follow\_Up messages. The 1588 PTP event messages are periodically sent from the grandmaster(s) in the network to all slave clock devices. Link delays are measured by each slave node to all its link partners to compensate for the delay of PTP messages sent through the network.

The 1588 PTP Announce messages are periodically sent from the grandmaster(s) in the network to all slave clock devices. This information is then used by each node to select a master clock using the best master algorithm available.

1588 PTP (Version 2) defines two types of messages; event and general messages. These are summarized below and are supported by the KSZ8462:

Event Messages (an accurate timestamp is generated at egress and ingress):

- Sync (from Master to Slave)
- Delay\_Req (from Slave to Master)
- Pdelay\_Req (between link partners for peer delay measurement)
- Pdelay\_Resp (between link partners for peer delay measurement)

#### General Messages:

- Follow Up (from Master to Slave)
- Delay Resp (from Master to Slave)
- Pdelay\_Resp\_Follow\_Up (between link partners for peer delay measurement)
- Announce
- Management
- Signaling

### **IEEE 1588 PTP Clock Types**

The KSZ8462 supports the following clock types:

• Ordinary Clock (OC) is defined as a PTP clock with a single PTP port in a PTP domain. It may serve as a source of time such as a master clock, or it may be a slave clock which synchronizes to another master clock.

- End-to-End Transparent Clock (E2E TC) is defined as a transparent clock that supports the use of the end-to-end delay measurement mechanism between a slave clock and the master clock. In this method, the E2E TC intermediate devices do not need to be synchronized to the master clock and the end slave node is directly synchronized to the master clock. The E2E TC/SC slave intermediate devices can also be synchronized to the master clock. Note that the transparent clock is not a real clock that can be viewed on an oscilloscope but rather it is a mechanism by which delay are accounted for when transporting information across and through physical network nodes.
- Peer-to-Peer Transparent Clock (P2P TC for Version 2) is defined as a transparent clock, in addition to providing PTP event transit time information. P2P TC also provides corrections for the propagation delay between nodes (link partners) by using Pdelay\_Req (Peer Delay Request) and Pdelay\_Resp (Peer Delay Response). In this method, the P2P TC intermediate devices can be synchronized to the master clock. A transparent clock (TC) is not part of the master-slave hierarchy. Instead, it measures the resident time which is the time taken for a PTP message to traverse the node. The P2P TC then provides this information to the clock receiving the PTP message. In addition, the P2P TC measures and passes on the link delay of the receiving PTP message. Note that the transparent clock is not a real clock that can be viewed on an oscilloscope but rather it is a mechanism by which delay are accounted for when transporting information across and through physical network nodes.
- Master Clock is defined as a clock which is used as the reference clock for the entire system. The KSZ8462 can operate as a master clock if needed. However, the quality of the clock signal will be limited by the quality of the crystal or oscillator used to clock the device.

Note: P2P and E2E TCs cannot be mixed on the same communication path.

## IEEE 1588 PTP One-Step or Two-Step Clock Operation

The KSZ8462 supports either 1-step or 2-step clock operation.

- One-Step Clock Operation: A PTP message (Sync) exchange that provides time information using a single event message which eliminates the need for a Follow\_Up message to be sent. This one-step operation will eliminate the need for software to read the timestamp and to send a Follow Up message.
- **Two-Step Clock Operation**: A PTP messages (Sync/Follow\_Up) that provides time information using the combination of an event message and a subsequent general message. The Follow\_Up message carries a precise estimate of the time the Sync message was placed on the PTP communication path by the sending node.

#### **IEEE 1588 PTP Best Master Clock Selection**

The IEEE 1588 PTP specification defines an algorithm based on the characteristics of the clocks and system topology called best master clock (BMC) algorithm. BMC uses announce messages to establish the synchronization hierarchy. The algorithm compares data from two clocks to determine the better clock. Each clock device continuously monitors the announce messages issued by the current master and compares the dataset to itself. The software controls this process.

### **IEEE 1588 PTP System Time Clock**

The system time clock (STC) in KSZ8462 is a readable or writable time source for all IEEE 1588 PTP related functions and contains three counters: a 32-bit counter for seconds, a 30-bit counter for nanoseconds and a 32-bit counter for sub-nanoseconds (units of  $2^{-32}$  ns). Refer to Figure 11 which shows the precision time protocol clock.

June 11, 2014 57 Revision 1.0




Figure 11. PTP System Clock Overview

The STC is clocked (incremented by 40ns or updated with sub ns carry info) every 40ns by a derivative of the 125MHz derived clock. The 30-bit nanosecond counter will be numerically incremented by 39ns, 40ns, or 41ns every 40ns. There is another 3-bit phase counter that is designed to indicate one of the five sub phases (0ns, 8ns, 16ns, 24ns or 32ns) within the 40ns period. This provides finer resolution for the various messages and timestamps. The overflow for the 30-bit nanosecond counter is 0x3B9ACA00 (109) and the overflow for the 32-bit sub-nanosecond counter is 0xFFFFFFFF.

The system time clock does not support the upper 16-bits of the seconds field as defined by the IEEE 1588 PTP Version 2 which specifies a 48-bit seconds field. If the 32-bit seconds counter overflows, it will have to be handled by software. Note that an overflow of the seconds field only occurs every 136 years.

The seconds value is kept track of in the PTP\_RTC\_SH and PTP\_RTC\_SL registers (0x608 – 0x60B). The nanoseconds value is kept track of in the PTP\_RTC\_NSH and PTP\_RTC\_NSL registers (0x604 – 0x607).

The PTP\_RTC\_PHASE clock register (0x60C - 0x60D) is initialized to zero whenever the local processor writes to the PTP\_RTC\_NSL, PTP\_RTC\_NSH, PTP\_RTC\_SL, or PTP\_RTC\_SH registers.

During normal operation when the STC clock is keeping synchronized real time, and not while it is undergoing any initialization manipulation by the processor to get it close to the real time, the PTP\_RTC\_PHASE clock register will be reset to zero at the beginning of the current 40ns STC clock update interval. It will start counting at zero at the beginning of the 40ns period and every 8ns it will be incremented. The information provided by the PTP\_RTC\_PHASE register will increase the accuracy of the various timestamps and STC clock readings.

June 11, 2014 58 Revision 1.0

### Updating the System time Clock

The KSZ8462 provides four mechanisms for updating the system time clock, specifically:

- Directly set the time
- · Step time adjustment
- · Continuous time adjustment
- Temporary time adjustment

#### Directly Setting or Reading the Time

Directly setting the system time clock to a value is accomplished by setting a new time in the real time clock registers (PTP\_RTC\_SH/L, PTP\_RTC\_NSH/L and PTP\_RTC\_PHASE) and then setting the load PTP 1588 clock bit (PTP\_LOAD\_CLK).

Directly reading the system time clock is accomplished by setting the read PTP 1588 clock bit (PTP\_READ\_CLK). To avoid lower bits overflowing during reading the system time clock, a snapshot register technique is used. The value in the system time clock will be saved into a snapshot register by setting the PTP\_READ\_CLK bit in PTP\_CLK\_CTL, and then subsequent reads from PTP\_RTC\_S, PTP\_RTC\_NS, and PTP\_RTC\_PHASE will return the system time clock value. The CPU will add the PTP\_RTC\_PHASE value to PTP\_RTC\_S and PTP\_RTC\_NS to get the exact real time.

#### Step Time Adjustment

The system time clock can be incremented in steps if desired. The nanosecond value (PTP\_RTC\_NSH/L) can be added or subtracted when the PTP\_STEP\_ADJ\_CLK bit is set. The value will be added to the system time clock if this action occurs while the PTP\_STEP\_DIR bit = "1". The value will be subtracted from the system time clock if this action occurs while the PTP\_STEP\_DIR bit = "0". The PTP\_STEP\_ADJ\_CLK bit is self-clearing.

### Continuous Time Adjustment

The system can be set up to perform continuous time adjustment to the 1588 PTP clock. This is the mode that is anticipated to be used the most. This mode is overseen by the local processor and provides a method of periodically adjusting the count of the PTP clock to match the time of the master clock as best as possible. The rate registers (PTP\_SNS\_RATE\_H and PTP\_SNS\_RATE\_L) (0x610 – 0x613) are used to provide a value by which the Sub nanosecond portion of the clock is adjusted on a periodic basis. While continuous adjustment mode (PTP\_CONTINU\_ADJ\_CLK = "1") is selected, every 40ns the sub-nanosecond value of the clock will be adjusted in either a positive or negative direction as determined by the PTP\_RATE\_DIR bit. The value will be positively adjusted if PTP\_RATE\_DIR = "0" or negatively adjusted if PTP\_RATE\_DIR = "1". The rate adjustment allows for correction with resolution of 2<sup>-32</sup>ns for every 40ns reference clock cycle, and it will be added to or subtracted from the system time clock on every reference clock cycle right after the write to PTP\_SNC\_RATE\_L is done. To stop the continuous time adjustment, one can either set the PTP\_CONTINU\_ADJ\_CLK = "0" or the PTP\_SNS\_RATE\_H/L value to zero.

#### **Temporary Time Adjustment**

This mode allows for the continuous time adjustment to take place over a specified period of time only. The period of time is specified in the PTP\_ADJ\_DURA\_H/L registers. This mode is enabled by setting the PTP\_TEMP\_ADJ\_CLK bit to one. Once the duration is reached, the increment or decrement will cease. When the temporary time adjustment is done, the internal duration counter register (PTP\_ADJ\_DURA\_H/L) will stay at zero, which will disable the time adjustment. The local processor needs to set the PTP\_TEMP\_ADJ\_CLK to one again to start another temporary time adjustment with the reloaded value into the internal rate and duration registers. The PTP\_ADJ\_DURA\_L register needs to be programmed before PTP\_ADJ\_DURA\_H register. The PTP\_ADJ\_DURA\_H and PTP\_SNS\_RATE\_L registers need to be programmed before the PTP\_SNS\_RATE\_H register. The temporary time adjustment will start after the PTP\_TEMP\_ADJ\_CLK bit is set to one. This bit is self-cleared when the adjustment is completed. Software can read this bit to check whether the adjustment is still in progress.

June 11, 2014 59 Revision 1.0

#### PTP Clock Initialization

During software initialization when the device is powering up, the PTP clock needs to be initialized in preparation for synchronizing to the master clock. The suggested order of tasks is to reset the PTP 1588 clock (RESET\_PTP\_CLK = "0"), load the PTP 1588 clock (PTP\_LOAD\_CLK = "1") with a value then enable the PTP 1588 clock (EN\_PTP\_CLK = "1"). During the initial synchronization attempt, the system time clock may be a little far apart from the PTP Master Clock, so it most likely will require a step time adjustment to get it closer. After that, the continuous time adjustment method or temporary time adjustment method may be the best options when the system time clock is close to being synchronized with the master clock.

More details on the 1588 PTP system time clock controls and functions can be found in the register descriptions for registers 0x600 to 0x617.

#### **IEEE 1588 PTP Message Processing**

The KSZ8462 supports IEEE 1588 PTP time synchronization when 1588 PTP mode and message detection are enabled in the PTP\_MSG\_CFG\_1 register (0x620 – 0x621). Different operations will be applied to PTP packet processing based on the setting of P2P or E2E in transparent clock mode for port 1 and port 2, master or slave in ordinary clock mode for port 3 (host port), one-step or two-step clock mode, and if the domain checking is enabled. For the IPv4/UDP egress packet, the checksum can be updated by either re-calculating the two-bytes or by setting it to zero. For the IPv6/UDP egress packet, the checksum is always updated. All these 1588 PTP configuration bits are in the PTP\_MSG\_CFG\_1/2 registers (0x620 – 0x623).

For a more detailed description of the 1588 PTP message processing control and function, please refer to the register descriptions in the register map at locations 0x620 to 0x68F.

#### IEEE 1588 PTP Ingress Packet Processing

The KSZ8462 can detect all IEEE 802.3 Ethernet 1588 PTP packets, IPv4/UDP 1588 PTP packets, and IPv6/UDP 1588 PTP packets by enabling these features in the PTP\_MSG\_CFG\_1 register (0x620 – 0x621). Upon detection of receiving a 1588 PTP packet, the device will capture the receive timestamp at the time when the start-of-frame delimiter (SFD) is detected. Adjusting the receive timestamp with the receive latency or the asymmetric delay is the responsibility of the software. The hardware only takes these values into consideration when it updates the correction field in the PTP message header. Likewise, the software needs to adjust the transmit timestamp with the transmit latency. Both the ingress timestamp and the ingress port number will be embedded in the reserved fields of the 1588 PTP header. The embedded information will be used by the host to designate the destination port in the response egress packet, identify the direction of the master port, and to calculate the link delay and offset.

The 1588 PTP packet will be discarded if the 1588 PTP domain field does not match the domain number in the PTP\_DOMAIN\_VER register (0x624 – 0x625) or if the 1588 PTP version number does not match version number (either 1 or 2) in the PTP\_DOMAIN\_VER register (0x624 – 0x625). Packets with a version number of one will always be forwarded to port 1 or port 2, and not to port 3.

The 1588 PTP packets that are not associated with packet messages in pairs (Pdelay\_Req with Pdelay\_Resp, Sync with Follow\_Up, Delay\_Req with Delay\_Resp) can be filtered and not forwarded to port 3 if the corresponding enable bits are set in the PTP\_MSG\_CFG\_2 register (0x0622 – 0x623). The 1588 PTP version-1 packet will be forwarded without being modified.

#### IEEE 1588 PTP Egress Packet Processing

The ingress timestamp, the transport type of the 1588 PTP packet, the packet type (tagged or untagged), and the type of correction field update on the egress side are in the frame header and are accessible for modification by the egress logic in local switch packet memory. The 1588 PTP packet will be put in the egress queue of highest priority. From the 1588 PTP frame header inside the switch packet memory, the egress logic will get the correction field update instruction. The residence time, link delay in the PTP\_P1/2\_LINK\_DLY registers (0x646 – 0x647 and 0x666 – 0x667) or turn-around time might be added to the correction field depending upon the type of 1588 PTP egress packet. The 1588 PTP packet received from port 3 (host port) has the destination port information to forward as well as the timestamp information that will be used for updating the correction field in one-step clock operation.

June 11, 2014 60 Revision 1.0

This embedded information (in the reserved fields of 1588 PTP frame header) will be zeroed out before the egress packet is sent out to conform to the 1588 PTP standard.

For one-step operation, the original timestamp will be inserted into the sync packet. The egress timestamp of the Sync packet will be latched in the P1/2\_SYNC\_TS registers (0x64C - 0x64F and 0x66C - 0x66F), the egress timestamps of Delay\_Req, Pdelay\_Req and Pdelay\_Resp will be latched in the P1/2\_XDLY\_REQ\_TS (0x648 - 0x64B and 0x668 - 0x6B) and P1/2\_PDLY\_RESP\_TS registers (0x650 - 0x653 and 0x670 - 0x673). These latched egress timestamps will generate an interrupt to the host CPU and set the interrupt status bits in the PTP\_TS\_IS register (0x68C - 0x68D) if the interrupt enable is set in the PTP\_TS\_IE register (0x68E - 0x68F). These captured egress timestamps will be used by the 1588 PTP software for link delay measurement, offset adjustment, and time calculation.

The transmit delay value from the port 1 or port 2 timestamp reference point to the network connection point in the PTP\_P1/2\_TX\_LATENCY registers (0x640 - 0x643) will be added to these value in the P1/2\_SYNC\_TS, P1/2\_XDLY\_REQ\_TS and P1/2\_PDLY\_RESP\_TS registers to get the egress timestamp with reference point to the network connection point. For transmit Delay\_Req or Pdelay\_Req packets, the value in the PTP\_P1/2\_ASYM\_COR registers (0x644 - 0x645 and 0x664 - 0x665) will be subtracted from the correction field.

### **IEEE 1588 PTP Event Triggering and Timestamping**

An event trigger output signal can be generated when the target and activation time matches the IEEE1588 PTP system clock time. Likewise, an event timestamp input can be captured from an external event input signal and the corresponding time on the IEEE1588 PTP system clock will be captured.

Up to seven GPIO pins can be configured as either output signal when trigger target time is matching IEEE 1588 PTP system clock time or monitoring input signal for external event timestamp. All trigger outputs are generated by comparing the system clock time with trigger target time continuously to make sure time synchronization is always on–going.

#### **IEEE 1588 PTP Trigger Outputs**

The KSZ8462 supports up to 12 trigger output units which can output to any one of the seven GPIO pins by setting bits[3:0] in TRIG[1:12]\_CFG\_1 registers. Multiple trigger output units can be assigned to a single GPIO pin at the same time as logical OR'ed function allowing generation of more complex waveforms. Also multiple trigger units can be cascaded (one unit only at any time) to drive a single GPIO pin to generate a long and repeatable bit sequence. Each trigger unit that is cascaded can be any signal type (edge, pulse, periodic, register-bits, and clock output).

Each trigger output unit can be programmed to generate one time rising or falling edge (toggle mode), a single positive or negative pulse of programmable width, a periodic signal of programmable width, cycle time, bit-patterns to shift out from TRIG[1:12]\_CFG\_[1:8] registers, and each trigger unit can be programmed to generate interrupt of trigger output unit done and status in PTP\_TRIG\_IE/IS registers. For each trigger unit, the host CPU programs the desired output waveform, GPIO pins, target time in TRIG[1:12]\_TGT\_NS and TRIG[1:12]\_TGT\_S registers that the activity is to occur, and enable the trigger output unit in TRIG\_EN register, then the trigger output signal will be generated on the GPIO pin when the internal IEEE 1588 PTP system time matches the desired target time. The device can be programmed to generate a pulse-per-second (PPS) output signal. The maximum trigger output signal frequency is up to 12.5MHz.

For a more detailed description of the 1588 PTP trigger output control, configuration and function, please refer to the registers description in the register map from 0x200 to 0x397 locations.

# **IEEE 1588 PTP Event Timestamp Input**

External event inputs on the GPIO pins can be monitored and time-stamped with the resolution of 8ns. The external signal event can be monitored and detected as either rising edge, falling edge, positive pulse, or negative pulse by setting bits[7:6] in TS[1:12]\_CFG registers. Multiple timestamp input units can be cascaded or chained together to associate with a single GPIO pin to detect a series of events. When event is detected, the timestamp will be captured in three fields: 32-bit second field in TS[1:12]\_SMPL1/2\_SH/L registers, 30-bit nanosecond field in TS[1:12]\_SMPL1/2\_NSH/L registers, and 3-bit phase field in TS[1:12]\_SMPL1/2\_SUB\_NS registers. Second and nanosecond fields are updated every 25MHz clock cycle. The 3-bit phase field is updated every 125MHz clock cycle and indicates one of the five 8 nanosecond/125MHz clock cycles. The bit [14] in TS[1:12]\_SMPL1/2\_NSH registers indicates the event timestamp input is either falling edge or rising edge.

June 11, 2014 61 Revision 1.0

The KSZ8462 supports up to 12 timestamp input units which can input from any one of the seven GPIO pins by setting bits[11:8] in TS[1:12]\_CFG registers. The enable bits[11:0] in TS\_EN register are used to enable the trigger output units. The last timestamp input unit (unit 12) can support up to eight timestamps for multiple event detection and up to four pulses can be detected. The rest of the units (units 1–11) have two timestamps to support single edge or pulse detection. Pulse width can be measured by the time difference between consecutive timestamps. When an input event is detected, one of the bits[11:0] in TS\_RDY register is asserted and will generate a timestamp interrupt if the PTP\_TS\_IE bit is set. The host CPU is also expected to read the timestamp status in the TS[1:12]\_STATUS registers to report the number of detected event (either rising or falling edge) counts and overflow. In single mode, it can detect up to 15 events at any single unit. In cascade mode, it can detect up to two events at units 1–11 or up to 8 events at unit 12, and it can detect up to 15 events for any unit as a tail unit. Pulses or edges can be detected up to 25MHz.

For more details on 1588 PTP event timestamp input control, configuration and function, please refer to the register descriptions for locations 0x400 to 0x5FD in the register map.

### **IEEE 1588 PTP Event Interrupts**

All IEEE 1588 PTP event trigger and timestamp interrupts are located in the PTP\_TRIG\_IE/PTP\_TS\_IE enable registers and the PTP\_TRIG\_IS/PTP\_TS\_IS status registers. These interrupts are fully maskable via their respective enable bits and shared with other interrupts that use the INTRN interrupt pin.

These 12 trigger output status interrupts are logical OR'ed together and connected to bit[10] in the ISR register.

These 12 trigger output enable interrupts are logical OR'ed together and connected to bit[10] in the IER register.

These 12 timestamp status interrupts are logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to bit [2] in the ISR register.

These 12 timestamp enable interrupts are logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to bit[12] in the IER register.

#### **IEEE 1588 GPIO**

The KSZ8462 supports seven GPIO pins that can be used for general I/O or can be configured to utilize the timing of the IEEE 1588 protocol. These GPIO pins can be used for input event monitoring, outputting pulses, outputting clocks, or outputting unique serial bit streams. The GPIO output pins can be configured to initiate their output upon the occurrence of a specific time which is being kept by the onboard precision time clock. Likewise, the specific time of arrival of an input event can be captured and recorded with respect to the precision time clock. Refer to the General Purpose and IEEE 1588 Input/Output (GPIO) section for details on the operation of the GPIO pins.

June 11, 2014 62 Revision 1.0

# General Purpose and IEEE 1588 Input/Output (GPIO)

#### Overview

The KSZ8462 devices incorporate a set of general purpose input/output (GPIO) pins that are configurable to meet the needs of many applications. The input and output signals on the GPIO pins can be directly controlled via a local processor or they can be set up to work closely with the IEEE 1588 protocol to create and/or monitor precisely timed signals which are synchronous to the precision time clock. Some GPIO pins are dedicated, while others are dual function pins. Dual function pins are managed by the IOMXSEL register. Table 13 provides a convenient summary of available GPIO resources in the KSZ8462 devices.

Table 13. KSZ8462 GPIO Pin Resources

	KSZ8462				
GPIO	Pin#	Function			
GPIO_0	48	GPIO0			
GPIO_1	49	GPIO1			
GPIO_2	52	GPIO2			
GPIO_3	53	EESK (default) / GPIO3			
GPIO_4	54	EEDIO (default) / GPIO4			
GPIO_5	55	EECS (default) / GPIO5			
GPIO_6	58	GPIO6			

### **GPIO Pin Functionality Control**

The GPIO\_OEN register is used to configure each GPIO as an input or an output. Each GPIO pin has a set of registers associated with it that are configured to determine its functionality, and any relationship it has with other GPIO pins or registers. Each GPIO pin can be configured to output a binary signal state or a serial sequence of bits. Each GPIO pin can output a single serial bit pattern or it can be programmed to continuously loop and output the pattern until stopped. The duration of the high and low periods within the sequential bit patterns can be programmed to meet the requirements of the application. The output can be triggered to occur at any time by the local processor writing to the correct register or it can be triggered by the local IEEE precision timing protocol clock being equal to an exact time. The local processor can interrogate any GPIO pin at any time or the value of the IEEE precision time protocol clock can be captured and recorded when the specified event occurs on any of the GPIO pins. The control and output of the GPIO pins can be cascaded to create complex digital output sequences and waveforms. Lastly, the units can be programmed to generate an interrupt on specific conditions.

The control structure for the seven GPIO pins are organized into two separate units called the trigger output units (TOU) and the timestamp input units (TSU). There are twelve TOUs and twelve TSUs which can be used with any of the GPIO pins. There are 32 control bytes for each of the two units to control the functionality. The depth of control is summarized in Table 14.

June 11, 2014 63 Revision 1.0

Table 14. Trigger Output Units and Timestamp Input Units Summary

Trigger Output Units	Timestamp Input Units	
32 Bytes of Parameters	32 Bytes of Parameters	
Trigger Patterns: Negative Edge, Positive Edge, Negative Pulse, Positive Pulse, Negative Period, Positive Period, Register Output Shift	Detection: Negative or Positive Edges Negative or Positive Pulses	
Pulse Width: 16-bit counter @ 8 ns each (524288ns maximum)	Two Edge/One Pulse (2 Time Stamps) Detection Capability (Timestamp Units 10:0)	
Cycle Width: 32-bit counter @ 1 ns each (4.29s maximum)	Eight Edge/Four Pulse (8 Time Stamps) Detection (Timestamp Unit 11)	
Cycle Count: 16-bit counter (0 = Infinite Loop)	Cascadable to Detect Multiple Edges	
Total Cascade Mode Cycle Time: 32-bit counter @ 1ns each		
Shift Register: 16-bits (only for Register Shift Output Mode)		
Cascadable to Generate Complex Waveforms		

# **GPIO Pin Control Register Layout**

Most of the registers used to control the timestamp units and the trigger output units are duplicated for each GPIO pin.

There are a few registers which are associated with all the overall functionality of all the GPIO pins or only specific GPIO pins. These are summarized in Table 15.

**Table 15. GPIO Pin Control Register Layout** 

Register Name	Register Location	Related to Which Trigger Output Units or Timestamp Units
Trigger Error Register – TRIG_ERR	0x200 - 0x201	All GPIO Trigger Output Units
Trigger Active Register – TRIG_ACTIVE	0x202 - 0x203	All GPIO Trigger Output Units
Trigger Done Register – TRIG_DONE	0x204 - 0x205	All GPIO Trigger Output Units
Trigger Enable Register – TRIG_EN	0x206 - 0x207	All GPIO Trigger Output Units
Trigger SW Reset Register – TRIG_SW_RST	0x208 - 0x209	All GPIO Trigger Output Units
Trigger Unit 12 Output PPS Pulse Width Register – TRIG12_PPS_WIDTH	0x20A - 0x20B	GPIO Trigger Unit 1, 12
Timestamp Ready Register – TS_RDY	0x400 - 0x401	All GPIO Timestamp Input Units
Timestamp Enable Register – TS_EN	0x402 - 0x403	All GPIO Timestamp Input Units
Timestamp Software Reset Register – TS_SW_RST	0x404 - 0x405	All GPIO Timestamp Input Units




Figure 12. Trigger Output Unit Organization and Associated Registers




Figure 13. Timestamp Input Unit Organization and Associated Registers

# **GPIO Trigger Output Units and Timestamp Input Unit Interrupts**

The trigger output units and the timestamp input units can be programmed to generate interrupts when specified events occur. The interrupt control structure is shown in Figure 14 and Figure 15.




Figure 14. Trigger Unit Interrupts




Figure 15. Timestamp Input Unit Interrupts

## Using the GPIO Pins with the Trigger Output Units

The twelve trigger output units (TOU) can be used to generate a variety of pulses, clocks, waveforms, and data streams at user selectable GPIO pins. The TOU will generate the user-specified output starting at a specific time with respect to the IEEE 1588 precision time clock. This section provides some information on configuring the TOUs to generate specific types of output. In the information below, the value "x" represents one of the twelve TOUs. Since this area of the device is very flexible and powerful, please reference application note ANLAN203 for additional information on creating specific types of waveforms and utilizing this feature.

When using a single TOU to control multiple GPIO pins, there are several details of functionality that must be taken into account. When switching between GPIO pins, the output value on those pins can be affected. If a TOU changes the GPIO pin level to a high value, writing to this unit's configuration register to change the addressed GPIO pin to a different one will cause the hardware to drop the level in the previous GPIO pin and set the new GPIO pin to a high value. To prevent the second GPIO pin from going high immediately, the TOU must be reset prior to programming in a different GPIO pin value.

## Creating a Low-Going Pulse at a Specific Time

### Specifying the Time

The desired trigger time will be set in TRIGx\_TGT\_NSH, TRIGx\_TGT\_NSL, TRIGx\_TGT\_SH, and TRIGx\_TGT\_SL registers.

#### Specifying the Pulse Parameters

TRIGx CFG 1[6:4] = "010" for negative pulse generation.

 $TRIGx\_CFG\_2[15:0] = Pulse$  width where each unit is 8ns.

### Associate this Trigger Output Unit to a Specific GPIO Pin

TRIGx\_CFG\_1[3:0] = Selects GPIO pin to use.

#### Set-Up Interrupts if Needed

If it is desired to get notification that the trigger output event occurred, set up the following registers:

- TRIGx\_CFG\_1, bit[8] (Trigger Notify) = "1" is one requirement for enabling interrupt on done or error.
- Set the corresponding trigger unit interrupt enable bit in the PTP TRIG IE register.

#### **Enabling the Trigger Output Unit**

Set the corresponding trigger unit enable bit in the TRIG\_EN register.

**Notes**: Be aware that for a low-going pulse in non-cascaded mode (single mode), the output will be driven by the unit to a high level when the trigger unit is enabled. In cascade mode, the output will be driven by the unit to the high state 8ns prior to the programmed trigger time.

### Creating a High-Going Pulse at a Specific Time

#### Specifying the Time

The desired trigger time will be set in TRIGx\_TGT\_NSH, TRIGx\_TGT\_NSL, TRIGx\_TGT\_SH, and TRIGx\_TGT\_SL registers.

#### Specifying the Pulse Parameters

 $TRIGx\_CFG\_1[6:4] = "011"$  for positive pulse generation.

TRIGx CFG 2[15:0] = Pulse width where each unit is 8ns.

#### Associate this Trigger Output Unit to a Specific GPIO Pin

 $TRIGx\_CFG\_1[3:0] = Selects GPIO pin to use.$ 

### Set-Up Interrupts if Needed

If it is desired to get notification that the trigger output event occurred, set up the following registers:

- TRIGx CFG 1, bit[8] (trigger notify) = "1" is one requirement for enabling interrupt on done or error.
- Set the corresponding trigger unit interrupt enable bit in the PTP\_TRIG\_IE register.

### **Enabling the Trigger Output Unit**

Set the corresponding trigger unit enable bit in the TRIG\_EN register.

**Notes**: Be aware that for a high-going pulse in non-cascaded mode (single mode), the output will be driven by the unit to a low level when the trigger unit is enabled. In cascade mode, the output will be driven by the unit to the low state 8ns prior to the programmed trigger time.

# Creating a Free Running Clock Source

#### Specifying the Time

Typically there is no need to set up a desired trigger time with respect to a free running clock. There are two ways that the free running clock can be started:

- Set up a desired trigger time in the TRIGx\_TGT\_NSH, TRIGx\_TGT\_NSL, TRIGx\_TGT\_SH, and TRIGx\_TGT\_SL registers.
- After parameters have been set up, start the clock by setting the trigger-now bit, bit[8], in the TRIGx\_CFG\_1 register.

### Specifying the Clock Parameters

TRIGX CFG 1[6:4] = "101" for generating a positive periodic signal.

High part of cycle defined by bits[15:0] in the TRIGx CFG 2 register. Each unit is 8ns.

Cycle width defined by bits[15:0] in TRIGx\_CFG\_3 and TRIGx\_CFG\_4 registers. Each unit is 1ns.

Continuous clock by setting TRIGx\_CFG\_5, bits[15:0] = "0".

### Associate this Trigger Output Unit to a Specific GPIO Pin

 $TRIGx\_CFG\_1[3:0] = Selects GPIO pin to use.$ 

#### Set-Up Interrupts if Needed

If it is desired to get notification that the trigger output event occurred, set up the following registers:

- TRIGx\_CFG\_1, bit[8] (Trigger Notify) = "1" is one requirement for enabling interrupt on done or error.
- Set the corresponding trigger unit interrupt enable bit in the PTP\_TRIG\_IE register.

#### **Enabling the Trigger Output Unit**

Set the corresponding trigger unit enable bit in the TRIG\_EN register.

**Note**: Because the frequencies to be generated are based on the period of the 125MHz clock, there are some limitations that the user must be aware of. Certain frequencies can be created with unvarying duty cycles. However, other frequencies may incur some variation in duty cycle. There are methods of utilizing the trigger unit 2 clock edge output Select bit (Bit[7] in of Reg. 0x248 – 0x249) and GPIO1 to control and minimize the variances.

June 11, 2014 69 Revision 1.0

### Creating Finite Length Periodic Bit Streams at a Specific Time

This example implies that a uniform clock will be generated for a specific number of clock cycles.

#### Specifying the Time

The desired trigger time will be set in TRIGx\_TGT\_NSH, TRIGx\_TGT\_NSL, TRIGx\_TGT\_SH, and TRIGx\_TGT\_SL registers.

### Specifying the Finite Length Periodic Bit Stream Parameters

TRIGx\_CFG\_1[6:4] = "101" for generating a positive periodic signal.

High part of cycle defined by bits[15:0] in the TRIGx\_CFG\_2 register. Each unit is 8ns.

Cycle width defined by bits[15:0] in TRIGx\_CFG\_3 and TRIGx\_CFG\_4 registers. Each unit is 1ns.

Finite length count established by setting TRIGx\_CFG\_5, bits[15:0] = "number of cycles". Each unit is one cycle.

### Associate this Trigger Output Unit to a Specific GPIO Pin

 $TRIGx\_CFG\_1[3:0] = Selects GPIO pin to use.$ 

#### Set-Up Interrupts if Needed

If it is desired to get notification that the trigger output event occurred, set up the following registers:

- TRIGx CFG 1, bit[8] (Trigger Notify) = "1" is one requirement for enabling interrupt on done or error.
- Set the corresponding trigger unit interrupt enable bit in the PTP\_TRIG\_IE register.

#### **Enabling the Trigger Output Unit**

Set the corresponding trigger unit enable bit in the TRIG\_EN register.

### Creating Finite Length Non-Uniform Bit Streams at a Specific Time

Generation of a finite length non-uniform waveform which is a multiple of the bit pattern stored in the data storage register.

#### Specifying the Time

The desired trigger time will be set in TRIGx\_TGT\_NSH, TRIGx\_TGT\_NSL, TRIGx\_TGT\_SH, and TRIGx\_TGT\_SL registers.

#### Specifying the Finite Length Non-Uniform Bit Stream Parameters

TRIGx\_CFG\_1[6:4] = "110" for generating signal based on contents of data register.

16-bit pattern stored in TRIGx\_CFG\_6 register.

Bit width defined by bits[15:0] in TRIGx\_CFG\_3 and TRIGx\_CFG\_4 registers. Each unit is 1ns.

Bit length of finite pattern is established by shifting the data register "N" times. Set TRIGx\_CFG\_5, bits[15:0] = "N".

# Associate this Trigger Output Unit to a Specific GPIO Pin

TRIGx CFG 1[3:0] = Selects GPIO pin to use.

### Set-Up Interrupts if Needed

If it is desired to get notification that the trigger output event occurred, set up the following registers:

- TRIGx\_CFG\_1, bit[8] (Trigger Notify) = "1" is one requirement for enabling interrupt on done or error.
- Set the corresponding Trigger Unit Interrupt Enable bit in the PTP\_TRIG\_IE register.

June 11, 2014 70 Revision 1.0

### **Enabling the Trigger Output Unit**

Set the corresponding trigger unit enable bit in the TRIG\_EN register.

### Creating Complex Waveforms at a Specific Time

Complex waveforms can be created by combining the various functions available in the trigger output units using a method called "cascading".

Figure 16 illustrates the generation of a complex waveform onto one GPIO pin. Trigger output unit 1 (TOU1) and trigger output unit 2 (TOU2) are cascaded to produce the complex waveform. Cascading allows multiple outputs to be sequentially output onto one GPIO pin. In Figure 17, the waveform created by TOU1 is output first on the selected GPIO pin when the indicated TOU1 trigger time is reached. The value in TRIG1\_CFG7 and TRIG1\_CFG8 will be added to the TOU1 trigger time and the next TOU1 output will occur at that time. Meanwhile, TOU2 will operate in the same manner; outputting its waveform at TOU2 trigger time and then outputting again at a time TRIG2\_CFG7 and TRIG2\_CFG8 later. The TRIGx\_CFG7 & 8 register values must be the same for all TOUs that are cascaded together. The number of times TOU1 and TOU2 will be output will depend on the cycle times programmed into the TRIG1\_CFG6 and TRIG2\_CFG6 registers. Care must be taken to select the correct values so as to avoid erroneous overlap.

Additional steps are required in setting up cascaded TOUs:

- Specifying which TOU in the cascade is the last unit called the tail unit.
- The last TOU in a cascade setup should have its tail bit set to "1".




Figure 16. Complex Waveform Generation using Cascade Mode

# Using the GPIO Pins with the Timestamp Input Units

The 12 timestamp input units (TSU) can be set up to capture a variety of inputs at user selectable GPIO pins. The current time of the precision time clock time will be captured and stored at the time in which the input event occurs. This section provides some information on configuring the timestamp input units. In the information below, the value "x" represents one of the twelve timestamp input units. Since this area of the device is very flexible and powerful, it is advised that you contact your Micrel representative for additional information on capturing specific types of waveforms and utilizing this feature.

#### Timestamp Value

Each timestamp input unit can capture two sampled values of timestamps. These first two values remain until read, even if more events occur. The timestamp value captured consists of three parts which are latched in three registers:

- Sample #1, the seconds value; TSx\_SMPL1\_SH, TSx\_SMPL1\_SL
- Sample #1, the nanoseconds value; TSx\_SMPL1\_NSH, TSx\_SMPL1\_NSL
- Sample #1, the sub-nanoseconds value; TSx\_SMPL1\_SUB\_NS
- Sample #2, the seconds value; TSx\_SMPL2\_SH, TSx\_SMPL2\_SL
- Sample #2, the nanoseconds value; TSx\_SMPL2\_NSH, TSx\_SMPL2\_NSL
- Sample #2, the sub-nanoseconds value; TSx\_SMPL2\_SUB\_NS

The actual value in TSx\_SMPL1/2\_SUB\_NS is a binary value of 0 thru 4 which indicates 0ns, 8ns, 16ns, 24ns, or 32ns. Note that the processor needs to add this value to the seconds and nanoseconds value to get the closest true value of the timestamp event.

### Number of Timestamps Available

Each timestamp input unit can capture two events or two timestamps values. Note that the exception to this is TSU12. TSU12 can capture eight events and thus has eight sample time registers (SMPL1 thru SMPL8) allowing for more robust timing acquisition in one TSU. Note that the amount of samples for any given GPIO pin can be increased by cascading time stamp unit. When TSU's are cascaded, the incoming events are routed to a sequentially established order of TSU's for capture. For example, you can cascade TSU12, and TSU 1–4 to be able to capture 12 timestamps off of one GPIO pin. Cascading is set up in the TSx\_CFG registers.

### **Events That Can Be Captured**

The timestamp input units can capture rising edges and falling edges. In this case, the timestamp of the event will be captured in the Sample #1 timestamp registers. A pulse can be captured if rising edge detection is combined with falling edge detection. In this case, one edge will be captured in the Sample #1 timestamp registers and the other edge will be captured in the Sample #2 Timestamp registers. This functionality is programmed in the TSx\_CFG register for each timestamp unit.

#### Timestamping an Incoming Low-Going Edge

Specifying the Edge Parameters

TSx\_CFG Bit[6] = "1"

Associate this Timestamp Unit to a Specific GPIO Pin

TSx\_CFG Bits [11:8] = Selected GPIO Pin #

Set-Up Interrupts if Needed

Set the corresponding timestamp input unit interrupt enable bit in the PTP\_TS\_IE register.

**Enabling the Timestamp Input Unit** 

Set the corresponding timestamp input unit enable bit in the TS\_EN register.

## Timestamping an Incoming High-Going Edge

Specifying the Edge Parameters

TSx\_CFG Bit[7] = "1"

Associate this Timestamp Input Unit to a Specific GPIO Pin

TSx\_CFG Bits [11:8] = Selected GPIO Pin #

Set-Up Interrupts if Needed

Set the corresponding timestamp input unit interrupt enable bit in the PTP\_TS\_IE register.

**Enabling the Timestamp Input Unit** 

Set the corresponding timestamp input unit enable bit in the TS\_EN register.

### Timestamping an Incoming Low-Going Pulse or High-Going Pulse

Specifying the Edge Parameters

TSx\_CFG Bit[7] = "1"

TSx\_CFG Bit[6] = "1"

Associate this Timestamp Input Unit to a Specific GPIO Pin

TSx\_CFG Bits 11:8] = Selected GPIO Pin #

Set-Up Interrupts if Needed

Set the corresponding timestamp input unit interrupt Enable bit in the PTP\_TS\_IE register.

**Enabling the Timestamp Input Unit** 

Set the corresponding timestamp input unit enable bit in the TS\_EN register.

## **Device Clocks**

A 25MHz crystal or oscillator clock is required to operate the device. This clock is used as input to a PLL clock synthesizer which generates 125MHz, 62.5MHz, and 31.25MHz clocks for the KSZ8462 system timing. Table 16 summarizes the clocking.

Table 16. KSZ8462 Device Clocks

Clock	Usage	Source	Strapping Option
25MHz	Used for general system internal clocking.  Used to generate an internal 125MHz clock for the IEEE 1588 block.	A 25MHz crystal connected between pins X1 and X2.  (or)  A 25MHz oscillator that is connected to only the X1 pin. The X2 pin is left unconnected.	None
SEEPROM Clock	Used to clock data to or from the Serial EEPROM.	2.5MHz, divided down from the 25MHz input clock. Can also be software generated via Register 0x122 – 0x123 (EEPCR). After reset time, this is the only way to generate the clock to the Serial EEPROM for access.	

Note that the clock tree power-down control register (0x038 - 0x039) CTPDC is used to power-down the clocks in various areas of the device. There are no other internal register bits which control the clock generation or usage in the device.

### **GPIO and IEEE 1588 Related Clocking**

The GPIO and IEEE 1588-related circuits both utilize the 25MHz clock and the derived 125MHz clock. The tolerance and accuracy of the 25MHz clock source will affect the IEEE 1588 jitter and offset in a system utilizing multiple slave devices. Therefore, the 25MHz source should be chosen with care towards the performance of the application in mind. Using an oscillator will generally provide better results.

June 11, 2014 74 Revision 1.0

### **Power**

The KSZ8462 device requires a single 3.3V supply to operate. An internal low voltage LDO provides the necessary low voltage (nominal ~1.3V) to power the analog and digital logic cores. The various I/O's can be operated at 1.8V, 2.5V, and 3.3V. Table 17 illustrates the various voltage options and requirements of the device.

**Table 17. Voltage Options and Requirements** 

Power Signal Name	Device Pin	Requirement
VDD_A3.3	9	3.3V input power to the analog blocks in the device.
VDD_IO	21, 30, 56	Choice of 1.8V or 2.5V or 3.3V for the I/O circuits. These input power pins power the I/O circuitry of the device. This voltage is also used as the input to the internal low-voltage regulator.
VDD_AL	6	Filtered low-voltage analog input voltage. This is where filtered low voltage is fed back into the device to power the analog block.
VDD_COL	16	Filtered low-voltage AD input voltage. This pin feeds low voltage to digital circuits within the analog block.
VDD_L	40, 51	Output of internal low voltage LDO regulator. This voltage is available on these pins to allow connection to external capacitors and ferrite beads for filtering and power integrity. These pins must be externally connected to pins 6 and 16.  If the internal LDO regulator is turned off, these pins become power inputs
AGND	3, 8, 12	Analog Ground.
DGND	20, 29, 39, 50, 57	Digital Ground.

The preferred method of configuring the low-voltage related power pins when using an external low-voltage regulator is illustrated in Figure 17. The number of capacitors, values of capacitors, and exact placement of components will depend on the specific design.




Figure 17. Recommended Low-Voltage Power Connection using an External Low-Voltage-Regulator

## Internal Low Voltage LDO Regulator

The KSZ8462 reduces board cost and simplifies board layout by integrating a low-noise internal low-voltage LDO regulator to supply the nominal ~1.3V core power voltage for a single 3.3V power supply solution. If it is desired to take advantage of an external low-voltage supply that is available, the internal low-voltage regulator can be disabled to save power. The LDO\_Off bit, Bit [7] in Register 0x748 is used to enable or disable the internal low-voltage regulator. The default state of the LDO\_Off bit is "0" which enables the internal low-voltage regulator. Turning off the internal low-voltage regulator will require software to write a "1" to that control bit. During the time from power up to setting this bit, both the external voltage supply and the internal regulator will be supplying power. Note that it is not necessary to turn off the internal low-voltage regulator. No damage will occur if it is left on. However, leaving it on will result in less than optimized power consumption.

The internal regulator takes its power from VDD\_IO, and functions best when VDD\_IO is 3.3V or 2.5V. If VDD\_IO is 1.8V, the output voltage will be decreased somewhat. For optimal performance, an external power supply, in place of the internal regulator, is recommended when VDD\_IO is 1.8V.

The preferred method of configuring the low-voltage related power pins for using the internal low-voltage regulator is illustrated in Figure 18. The output of the internal regulator is available on pins 40 and 51 and is filtered using external capacitors and a ferrite bead to supply power to pins 6 and 16. The number of capacitors, values of capacitors, and exact placement of components will depend on the specific design.




Figure 18. Recommended Low-Voltage Power Connections using the Internal Low-Voltage Regulator

June 11, 2014 76 Revision 1.0

## **Power Management**

The KSZ8462 supports enhanced power management features in low power state with energy detection to ensure low-power dissipation during device idle periods. There are three operation modes under the power management function which is controlled by two bits in the power management control and wake-up event status register (PMCTRL, 0x032 - 0x033) as shown below:

- PMCTRL[1:0] = "00" Normal Operation Mode
- PMCTRL[1:0] = "01" Energy Detect Mode
- PMCTRL[1:0] = "10" Global Soft Power-Down Mode

Table 18 indicates all internal function blocks status under three different power management operation modes.

Table 18. Power Management and Internal Blocks

1/070400 F	Power Management Operation Modes					
KSZ8462 Function Blocks	Normal Mode	Energy Detect Mode	Soft Power-Down Mode			
Internal PLL Clock	Enabled	Enabled	Disabled			
Tx/Rx PHYs	Enabled	Energy detect at Rx	Disabled			
MACs	Enabled	Disabled	Disabled			
Host Interface	Enabled	Enabled	Disabled			

### **Normal Operation Mode**

Normal operation mode is the power management mode entered into after device power-up or after hardware reset pin 63. It is established via bits[1:0] = "00" in the PMCTRL register. When the KSZ8462 is in normal operation mode, all PLL clocks are running, PHYs and MACs are on, and the CPU is ready to read or write the KSZ8462 through host interface.

During the normal operation mode, the host CPU can change the power management mode bits[1:0] in the PMCTRL register to transition to another desired power management mode

### **Energy Detect Mode**

Energy detect mode provides a mechanism to save more power than in normal operation mode when the KSZ8462 is not connected to an active link partner. For example, if the cable is not present or it is connected to a powered-down partner, the KSZ8462 can automatically enter the low power state in energy detect mode. Once activity resumes after attaching a cable or by a link partner attempting to establish a link, the KSZ8462 will automatically power up into the normal power state in energy detect normal power state. The energy detect mode function is not valid in fiber mode using the KSZ8462FHL.

Energy detect mode consists of two states, normal power state and low power state. While in low-power state, the KSZ8462 reduces power consumption by disabling all circuitry except the energy detect circuitry of the receiver. Energy detect mode is enabled by setting bits[1:0] = "01" in the PMCTRL register. When the KSZ8462 is in this mode, it will monitor the cable energy. If there is no energy on the cable for a time longer than a pre-configured value determined by bits[7:0] (go-sleep time) in the GST register, the device will go into the low power state. When the KSZ8462 is in low power state, it will keep monitoring the cable energy. Once energy is detected from the cable and is present for a time longer than 100ns, the KSZ8462 will enter the normal power state.

The KSZ8462 will assert the PME output pin if the corresponding enable bit[0] is set in the PMEE register (0x034) or generate an interrupt to signal that an energy detect event has occurred if the corresponding enable bit[2] is set in the IER register (0x190). Once the local power management unit detects the PME output is asserted or that the interrupt is active, it will power up the host processor and issue a Wake-Up command which is a read cycle to read the globe reset register, GRR (0x126) to wake up the KSZ8462 from the low power state to the normal power state. When the KSZ8462 device is in the normal power state, it is able to transmit or receive packet from the cable.

June 11, 2014 77 Revision 1.0

#### **Global Soft Power-Down Mode**

Soft power-down mode is entered by setting bits[1:0] = "10" in PMCTRL register. When the device is in this mode, all PLL clocks are disabled, the PHYs and the MACs are off, all internal registers value will change to their default value (except the BIU, QMU registers), and the host interface is only used to wake-up this device from the current soft power-down mode to normal operation mode by setting bits[1:0] = "00" in the PMCTRL register.

Note that the registers within the QMU block will not be changed to their default values when a soft power-down is issued.

All strap-in pins are sampled to latch any new values when soft power-down is disabled.

### **Energy-Efficient Ethernet (EEE)**

Energy-efficient Ethernet (EEE) is implemented in the KSZ8462 as described in the IEEE 802.3AZ specification for MII operations on port 1 and port 2. The EEE function is not available for fiber mode ports using the KSZ8462FHL. EEE is not performed at port 3 since that is a parallel host interface. The MII connections between the MAC and PHY blocks are internal to the chip and are not visible to the user. The standards are defined around a MAC that supports special signaling associated with EEE. EEE saves power by keeping the voltage on the Ethernet cable at approximately 0V for as often as possible during periods of no traffic activity. This is called Low-Power idle state (LPI). However, the link will respond automatically when traffic resumes and do so in such a way as to not cause blocking or dropping of any packets (the Wake-Up time for 100BT is specified to be less than 30µs). The transmit and receive directions are independently controlled. Note the EEE is not specified or implemented for 10BT. In 10BT, the transmitter is already OFF during idle periods.

The EEE feature is enabled by default. EEE is auto-negotiated independently for each direction on a link, and is enabled only if both nodes on a link support it. To disable EEE, clear the Next Page Enable bit(s) for the desired port(s) in the PCSEEEC register (0x0F3) and restart auto-negotiation.

Based on the EEE specification, the energy savings from EEE occurs at the PHY level. However, the KSZ8462 reduces the power consumption not only in the PHY block but also in the MAC and switch blocks by shutting down any unused clocks as much as possible when the device is at low-power idle state. A comprehensive LPI request on/off policy is also built-in at the switch level to determine when to issue LPI requests and when to stop the LPI request. Some software control options are provided in the device to terminate the LPI request in the early phase when certain events occur to reduce the latency impact during LPI recovery. A configurable LPI recovery time register is provided at each port to specify the recovery time (25µs at default) required for the KSZ8462 and its link partner before they are ready to transmit and receive a packet after going back to the normal state. For details, refer to the KSZ8462 EEE registers (0x0E0 – 0x0F7) description.

Figure 19 illustrates the time during which LPI mode is active is during what is called quiet time.




Figure 19. Traffic Activity and EEE

#### Transmit Direction Control for MII Mode

For ports 1 and 2, low-power idle (LPI) state for the transmit direction will be entered when the internal EEE MAC signals to its PHY to do so. The PHY will stay in the transmit LPI state as long as indicated by the MAC. The TX\_CLK is not stopped.

Even though the PHY is in LPI state, it will periodically leave the LPI state to transmit a refresh signal using specific transmit code bits. This allows the link partner to keep track of the long term variation of channel characteristics and clock drift between the two partners. Approximately every 20 – 22 milliseconds, the PHY will transmit a bit pattern to its link partner of duration 200 – 220 microseconds. The refresh times are shown in.

### Receive Direction Control for MII Mode

If enabled for LPI mode, upon receiving a P Code bit pattern (refresh), the PHY will enter the LPI state and signal to the internal MAC. If the PHY receives some non-P Code bit pattern, it will signal to the MAC to return to "normal frame" mode. The PHY can turn off the RX CLK after 9 or more clocks have occurred in the LPI state.

In the EEE-compliant environment, the internal PHYs will be monitoring and expecting the P Code (Refresh) bit pattern from its link partner that is generated approximately every 20 – 22 milliseconds, with duration of about 200 – 220 microseconds. This allows the link partner to keep track of the long term variation of channel characteristics and clock drift between the two partners.

## Registers Associated with EEE

The following registers are used to configure or manage the EEE feature.

- Reg. DCh, DDh P1ANPT Port 1 Auto-Negotiation Next Page Transmit Register
- Reg. DEh, DFh P1ALPRNP Port 1 Auto-Negotiation Link Partner Received Next Page Register
- Reg. E0h, E1h
   P1EEEA Port 1 EEE and Link Partner Advertisement Register
- Reg. E2h, E3h
   P1EEEWEC Port 1 EEE Wake Error Count Register
- Reg. E4h, E5h
   P1EEECS Port 1 EEE Control/Status and Auto-Negotiation Expansion Register
- Reg. E6h
   P1LPIRTC Port 1 LPI Recovery Time Counter Register
- Reg. E7h
   BL2LPIC1 Buffer Load to LPI Control 1 Register
- Reg. E8h, E9h
   P2ANPT Port 2 Auto-Negotiation Next Page Transmit Register
- Reg. EAh, EBh P2ALPRNP Port 2 Auto-Negotiation Link Partner Received Next Page Register
- Reg. ECh, EDh P2EEEA Port 2 EEE and Link Partner Advertisement Register
- Reg. EEh, EFh P2EEEWEC Port 2 EEE Wake Error Count Register
- Reg. F0h, F1h P2EEECS Port 2 EEE Control/Status and Auto-Negotiation Expansion Register
- Reg. F2h
   P2LPIRTC Port 2 LPI Recovery Time Counter Register
- Reg. F3h
   PCSEEEC PCS EEE Control Register
- Reg. F4h, F5h
   ETLWTC Empty TXQ to LPI Wait Time Control Register
- Reg. F6h, F7h
   BL2LPIC2 Buffer Load to LPI Control 2 Register

June 11, 2014 79 Revision 1.0

#### Wake-On-LAN

Wake-on-LAN is considered a power-management feature in that it can be used to communicate to a specific network device and tell it to "wake up" from sleep mode and be prepared to transfer data. The KSZ8462 can be programmed to notify the host of the Wake-Up detected condition. It does so by assertion of the interrupt signal pin (INTRN) or the power management event signal pin (PME). A wake-up event is a request for hardware and/or software external to the network device to put the system into a powered state (working). There are four events that will trigger the Wake-Up interrupt to occur. They are:

- 1. Detection of an energy signal over a pre-configured value (Indicated by bit[2] in the ISR register being set)
- 2. Detection of a linkup in the network link state (Indicated by bit[3] in the ISR register being set)
- 3. Receipt of a Magic Packet (Indicated by bit[4] in the ISR register being set)
- 4. Receipt of a network Wake-Up frame (Indicated by bit[5] in the ISR register being set)

There are also other types of wake-up events that are not listed here as manufacturers may choose to implement these in their own way.

### **Detection of Energy**

The energy is detected from the cable and is continuously presented for a time longer than pre-configured value, especially when this energy change may impact the level at which the system should re-enter to the normal power state.

### **Detection of Linkup**

Link status wake events are useful to indicate a linkup in the network's connectivity status.

### Wake-Up Packet

Wake-up packets are certain types of packets with specific CRC values that a system recognizes as a 'Wake-Up' frame. The KSZ8462 supports up to four user defined wake-up frames shown below:

- Wake-up frame 0 is defined in Wake-Up frame registers (0x130 0x13B) and is enabled by bit [0] in the Wake-Up frame register (0x12A).
- Wake-up frame 1 is defined in wake-up frame registers (0x140 0x14B) and is enabled by bit [1] in the Wake-Up frame register (0x12A).
- Wake-up frame 2 is defined in wake-up frame registers (0x150 0x15B) and is enabled by bit [2] in the Wake-Up frame register (0x12A).
- Wake-up frame 3 is defined in wake-up frame registers (0x160 0x16B) and is enabled by bit [3] in the Wake-Up frame register (0x12A).

### Magic Packet™

Magic Packet (MP) technology is used to remotely wake up a sleeping or powered off PC on a LAN. This is accomplished by sending a specific packet of information, called a MP frame, to a node on the network. When a PC capable of receiving the specific frame goes to sleep, it enables the MP RX mode in the LAN controller, and when the LAN controller receives a MP frame, the LAN controller will alert the system to wake up.

MP is a standard feature integrated into the KSZ8462. The controller implements multiple advanced power-down modes including MP to conserve power and operate more efficiently. Once the KSZ8462 has been put into MP enable mode (WFCR[7] = "1"), it scans all incoming frames addressed to the node for a specific data sequence, which indicates to the controller this is a MP frame.

June 11, 2014 80 Revision 1.0

The specific sequence consists of 16 duplications of the IEEE address of this node, with no breaks or interruptions. This sequence can be located anywhere within the packet, but must be preceded by a synchronization stream. The synchronization stream allows the scanning state machine to be much simpler. The synchronization stream is defined as 6 bytes of FFh. The device will also accept a broadcast frame, as long as the 16 duplications of the IEEE address match the address of the machine to be awakened.

### Example:

If the IEEE address for a particular node on a network is 11h 22h, 33h, 44h, 55h, 66h, the LAN controller would be scanning for the data sequence (assuming an Ethernet frame):

DESTINATION SOURCE - MISC - FF FF FF FF FF FF FF - 11 22 33 44 55 66 - 11 22 33 44 55

There are no further restrictions on an MP frame. For example, the sequence could be in a TCP/IP packet or an IPX packet. The frame may be bridged or routed across the network without affecting its ability to wake-up a node at the frame's destination.

If the LAN controller scans a frame and does not find the specific sequence shown above, it discards the frame and takes no further action. If the KSZ8462 controller detects the data sequence, however, it then alerts the PC's power management circuitry (assert the PME pin) to wake up the system.

### **Interrupt Generation on Power Management Related Events**

There are two ways an interrupt can be generated to the host whenever a power management related event takes place. The resulting interrupts are via the PME signal pin or via the INTRN signal pin. The usage is described in the following sub-sections:

### To Generate an Interrupt on the PME Signal Pin

The PMEE register (0x034 – 0x035) contains the bits needed to control generating an interrupt on the PME signal pin whenever specific power management related events occur. The power management events controlled by this register includes detection of a Wake-Up frame, detection of a MP, detection that the link has changed state, and detection of energy on the Ethernet lines.

### To Generate an Interrupt on the INTRN Signal Pin

The IER register (0x190 – 0x191) contains the bits needed to control generating an interrupt on the INTRN signal pin whenever specific power management related events occur. The power management events controlled by this register includes detection of a wake-up from a link state change and wake-up from detection of energy on the Ethernet lines.

June 11, 2014 81 Revision 1.0

## **Interfaces**

The KSZ8462 device incorporates a number of interfaces to enable it to be designed into a standard network environment as well as a vendor unique environment. The available interfaces and details of each usage are provided in Table 19:

Table 19. Available Interfaces

Interface	Туре	Usage	Registers Accessed
Host Bus	Configuration and	Provides a path for network data to be transferred to and from the host processor.	
Data Flow	Provides in-band communication between a host processor and the KSZ8462 device for configuration, control, and monitoring.	ALL	
Serial EEPROM	Configuration and Register Access	Device can access the Serial EEPROM to load the MAC Address at power-up. In addition, the remainder of EEPROM space can be written or read and used as needed by the host.	110h – 115h
PHY	Data Flow	Interface to the two internal PHY devices.	N/A

## Bus Interface Unit (BIU) / Host Interface

The BIU manages the host interface which is a generic indirect data bus interface, and is designed to communicate with embedded processors. Typically, no glue logic is required when interfacing to standard asynchronous buses and processors.

### Supported Transfers

The BIU can support asynchronous transfers in SRAM-like slave mode. To support the data transfers, the BIU provides a group of signals as shown in Table 20. These signals are SD[15:0], CMD, CSN, RDN, WRN, and INTRN. Note that it is intended that the CSN signal be driven by logic within the host processor or by some external logic which decode the base address so the KSZ8462 device does not have to do address range decoding.

#### Physical Data Bus Size

The BIU supports an 8-bit or 16-bit host standard data bus. Depending on the size of the physical data bus, the KSZ8462 can support 8-bit or 16-bit data transfers.

For a 16-bit data bus mode, the KSZ8462 allows an 8-bit and 16-bit data transfer.

For an 8-bit data bus mode, the KSZ8462 only allows an 8-bit data transfer.

The KSZ8462 supports internal data byte-swapping. This means that the system/host data bus HD[7:0] connects to SD[7:0] for an 8-bit data bus interface. For a 16-bit data bus, the system/host data bus HD[15:8] and HD[7:0] connects to SD[15:8] and SD[7:0] respectively.

June 11, 2014 82 Revision 1.0

Table 20. Bus Interface Unit Signal Grouping

Signal	Type	Function					
		Shared Data Bus					
		<u>16-bit Mode &amp; CMD = "0"</u> SD[15:0] = D[15:0] data					
SD[15:0]	I/O	16-bit Mode & CMD = "1": SD[10:2] = A[10:2] Address SD[15:12] = BE[3:0] Byte enable SD[1:0] and SD[11] are not used					
		8-bit Mode & CMD = "0" SD[7:0] = D[7:0] data					
		8-bit Mode & CMD = "1" SD[7:0] = A[7:0] = 1st address access SD[2:0] = A[10:8] = 2nd address access					
		SD[7:3] = Not used during 2nd address access					
		Command Type					
CMD	Input	This command input determines the SD[15:0] shared data bus access cycle information.					
CIVID	input	0: Data access					
		1: Command access for address and byte enable					
CSN	Input	Chip Select					
CON	IIIput	Chip Select is an active low signal used to enable the shared data bus access.					
INTRN	Output	Interrupt					
IIVIIXIV	Output	This low active signal is asserted low when an interrupt is being requested.					
		Asynchronous Read					
RDN	Input	This low active signal is asserted low during a read cycle.					
		A 4.7K pull-up resistor is recommended on this signal.					
WRN	Input	Asynchronous Write					
WKN Input		This low active signal is asserted low during a write cycle.					

## Little and Big Endian Support

The KSZ8462 supports either Little-Endian or Big-Endian processors. The external strap pin 62 (P2LED0) is used to select between the two modes. The KSZ8462 host interface operates in Little Endian mode if this pin is pulled up during reset, or in Big Endian mode if this pin is pulled down during reset. If there is no external load on pin 62 during reset, it will be pulled up by its internal pull-up resistor, placing the interface into Little Endian mode.

Bit [11] (Endian mode selection) in RXFDPR register can be used to program either Little Endian mode (bit [11] = "0") or Big Endian mode (bit [11] = "1"). Changes to this register bit will over-ride the pin 62 strap-in selection. Software in the host processor must take care to avoid unintentionally changing bit [11] when writing to register RXFDPR.

#### Asynchronous Interface

For asynchronous transfers, the asynchronous interface uses RDN (read) or WRN (write) signal strobe for data latching. The host utilizes the rising edge of RDN to latch read data and the KSZ8462 will use the falling edge of WRN to latch write data.

All asynchronous transfers are either single-data or burst-data transfers. Byte or word data bus access (transfers) is supported. The BIU, however, provides flexible asynchronous interfacing to communicate with various applications and architectures. No additional address latch is required. The BIU qualifies both chip select (CSN) pin and write enable (WRN) pin to write the Address A[10:2] and BE[3:0] value (in 16-bit mode) or Address A[10:0] value (in 8-bit mode with

June 11, 2014 83 Revision 1.0

two write accesses) into KSZ8462 when CMD (Command type) pin is high. The BIU qualifies the CSN pin as well as the read enable (RDN) or write enable (WRN) pin to read or write the SD[15:0] (16-bit mode) or SD[7:0] (8-bit mode) data value from or to KSZ8462 when command type (CMD) pin is low.

In order for software to read back the previous CMD register write value when CMD is "1", the BIU qualifies both the CSN pin and the RDN pin to read the Address A[10:2] and BE[3:0] value (in 16-bit mode) back from the KSZ8462 when CMD pin is high. Reading back the addresses in 8-bit mode is not a valid operation.

### **BIU Summary**

Figure 20 shows the connection for different data bus sizes.

All of control and status registers in the KSZ8462 are accessed indirectly depending on CMD pin. The command sequence to access the specified control or status register is to write the register's address (when CMD = "1") then read or write this register data (when CMD = "0"). If both RDN and WRN signals in the system are only used for KSZ8462, the CSN pin can be forced to active low to simplify the system design. The CMD pin can be connected to host address line HA[0] for 8-bit bus mode or HA[1] for 16-bit bus mode.




Figure 20. KSZ8462 8-Bit and 16-Bit Data Bus Connections

#### Example:

Assume that the register space is located at an external I/O base address of 0x0300, a 16-bit data path is used, and it is desired to read two bytes of data from address 0xD0:

- External address decoding should decode the 0x0300 base address and create a signal for the CSN pin.
- The host address line 1 (HA[1]) is connected to the CMD input pin. For a host write to the device, the HA[1] being asserted will make CMD = "1" which will indicate that the data on the DS[15:0] bus are address and byte enable bits.
- As shown in Figure 23, the address bits A[10:2] are on SD[10:2].
- Write a value of 0x30D0 (register offset of 0xD0 with BE[1:0] (set on the SD[16:0] bus) to address 0x0302. (This sets up the address for the upcoming read operation by writing the desired destination address to be read.)
- Read the value from address 0x0300 with HA[1] = 0 (CMD =" "0"). The CSN pin is driven again by the decode of the base address of 0x0300.

June 11, 2014 84 Revision 1.0

### **Serial EEPROM Interface**

A serial EEPROM interface has been incorporated into the device to enable loading the MAC address into the device at power-up time with a value from an external serial EEPROM. This feature is turned on using a strapping option on pin 46. At power-up time, the voltage on pin 46 is sampled. If the voltage is found to be high, the first seven words of the serial EEPROM will be read. Registers 0x110 – 0x115 will be loaded with words 01h – 03h.

A pull-up resistor is connected to pin 46 to create a high state at power-up time (see Strapping Options). After the de-assertion of RSTN, the KSZ8462 reads in the seven words of data. Note that a 3-wire 1Kbit serial EEPROM utilizing 7-bit addresses must be used. Other size options will not function correctly. A 93C46 or equivalent type device meets these requirements. The EEPROM must be organized in 16-bit mode.

The serial EEPROM interface signals are muxed with three of the GPIO signals on pins 53, 54, and 55. Register 0x0D6 – 0x0D7 bits[1, 2, 5] are used to select between the serial EEPROM function or the GPIO function. The default state of that register at power up is to configure the pins for serial EEPROM usage.

If the EEDIO pin (pin 54) is pulled high, then the KSZ8462 performs an automatic read of words 0h – 6h in the external EEPROM after the de-assertion of reset. The EEPROM values are placed in certain host-accessible registers. EEPROM read/write functions can also be performed by software read/writes to the EEPCR (0x122) registers. See Figure 25 in the Timing Specification section for the details of the serial EEPROM access timing.

A sample of the KSZ8462 EEPROM format is shown in Table 21.

Table 21. KSZ8462 Serial EEPROM Format

Word	15	8	7	0			
0h			Reserved				
1h	Host M	AC Address Byte 2		Host MAC Address Byte 1			
2h	Host M	AC Address Byte 4		Host MAC Address Byte 3			
3h	Host M	AC Address Byte 6		Host MAC Address Byte 5			
4h – 6h		Reserved					
7h - 3Fh		Not used for the KSZ8462 (Available for user defined purposes)					

## **Device Registers**

The KSZ8462 device has a rich set of registers available to manage the functionality of the device. Access to these registers is via the host interface (BIU). The device can be programmed to automatically load register locations 0x110 – 0x115 with a MAC address stored in Word locations 01h – 03h in an external serial EEPROM. Figure 21 provides a global picture of accessibility via the various interfaces and addressing ranges from the perspective of each interface.




Figure 21. Interface and Register Mapping

The registers within the linear 0x000 – 0x7FF address space are all accessible via the host interface bus by a microprocessor or CPU. The mapping of the various functions within that linear address space is summarized in Table 22.

June 11, 2014 86 Revision 1.0

Table 22. Mapping of Functional Areas within the Address Space

Register Locations	Device Area	Description
0x000 – 0x0FF Switch Control and Configuration		Registers which control the overall functionality of the Switch, MAC, and PHYs
0x026 – 0x031	Indirect Access Registers	Registers used to indirectly address and access four distinct areas within the device.  – MIB (Management Information Base) Counters
0.000		<ul><li>Static MAC Address Table</li><li>Dynamic MAC Address Table</li><li>VLAN Table</li></ul>
0x044 – 0x06B	PHY1 and PHY2 Registers	The same PHY registers as specified in IEEE 802.3 specification
0x100 – 0x16F	Interrupts, Global Reset, BIU	Registers and bits associated with interrupts, global reset, and the BIU
0x170 – 0x1FF	QMU	Registers and bits associated with the QMU
0x200 – 0x5FF	IEEE 1588 PTP Event Trigger Control and Output registers	Registers used to configure and use the IEEE 1588 Trigger functions
0x600 – 0x7FF	IEEE 1588 PTP Clock and Global Control	Registers which control the IEEE PTP Clock Control, Port Egress, Messaging, Port Ingress/Egress Timestamp attributes

# Register Map of CPU Accessible I/O Registers

The registers in the address range 00h through 7FFh can be read or written by a local CPU attached to the host interface. If enabled, registers 0x110 – 0x115 can be loaded at power on time by contents in the serial EEPROM. These registers are used for configuring the MAC address of the device.

## I/O Registers

The following I/O register space mapping table applies to 8-bit or 16-bit locations. Depending upon the mode selected, each I/O access can be performed using 8-bit or 16-bit wide transfers.

Internal I/O Register Space Mapping for Switch Control and Configuration (0x000 - 0x0FF)

I/O Register Offset Location		Register Name   Default Value		Description	
16-Bit	8-Bit	Register Name	Delault Value	Description	
0x000 – 0x001	0x000	CIDER	0x8433	Chip ID and Enable Register [15:0]	
0000 - 00001	0x001	OIDER	0,0433	Only 15 and Enable Negister [15.0]	
0x002 – 0x003	0x002	SGCR1	0x3450	Switch Global Control Register 1 [15:0]	
0,002 0,000	0x003	COOKI	0,0400	Owner Global Control Register 1 [10:0]	
0x004 – 0x005	0x004	SGCR2	0x00F0	Switch Global Control Register 2 [15:0]	
	0x005	000112	0,000 0	Owner Global Control Regional 2 [10:0]	
0x006 – 0x007	0x006	SGCR3	0x6320	Switch Global Control Register 3 [15:0]	
	0x007	000110	0,0020	Omitor Closus Control Register & [16.6]	
0x008 – 0x00B	0x008	Reserved	Don't Care	None	
	0x00B	(4-Bytes)	200		
0x00C - 0x00D	0x00C	SGCR6	0xFA50	Switch Global Control Register 6 [15:0]	
	0x00D		J. 1.00	3	
0x00E – 0x00F	0x00E	SGCR7	0x0827	Switch Global Control Register 7 [15:0]	
	0x00F				
0x010 – 0x011	0x010	MACAR1	0x0010	MAC Address Register 1 [15:0]	
	0x011			<b>5</b>	
0x012 - 0x013	0x012	MACAR2	0xA1FF	MAC Address Register 2 [15:0]	
	0x013				
0x014 - 0x015	0x014	MACAR3	0xFFFF	MAC Address Register 3 [15:0]	
	0x015				
0x016 0x017	0x016	TOSR1	0x0000	TOS Priority Control Register 1 [15:0]	
	0x017				
0x018 - 0x019	0x018	TOSR2	0x0000	TOS Priority Control Register 2 [15:0]	
	0x019				
0x01A - 0x01B	0x01A	TOSR3	0x0000	TOS Priority Control Register 3 [15:0]	
	0x01B				
0x01C - 0x01D	0x01C 0x01D	TOSR4	0x0000	TOS Priority Control Register 4 [15:0]	
	UXUTD				

I/O Register Offset Loc	I/O Register Offset Location		Desigter Name   Default Value	Description	
16-Bit	8-Bit	Register Name	Default Value	Description	
0x01E - 0x01F	0x01E 0x01F	TOSR5	0x0000	TOS Priority Control Register 5 [15:0]	
0x020 - 0x021	0x020 0x021	TOSR6	0x0000	TOS Priority Control Register 6 [15:0]	
0x022 - 0x023	0x022 0x023	TOSR7	0x0000	TOS Priority Control Register 7 [15:0]	
0x024 - 0x025	0x024 0x025	TOSR8	0x0000	TOS Priority Control Register 8 [15:0]	
0x026 - 0x027	0x026 0x027	IADR1	0x0000	Indirect Access Data Register 1 [15:0]	
0x028 - 0x029	0x028 0x029	IADR2	0x0000	Indirect Access Data Register 2 [15:0]	
0x02A - 0x02B	0x02A 0x02B	IADR3	0x0000	Indirect Access Data Register 3 [15:0]	
0x02C - 0x02D	0x02C 0x02D	IADR4	0x0000	Indirect Access Data Register 4 [15:0]	
0x02E - 0x02F	0x02E 0x02F	IADR5	0x0000	Indirect Access Data Register 5 [15:0]	
0x030 - 0x031	0x030 0x031	IACR	0x0000	Indirect Access Control Register [15:0]	
0x032 - 0x033	0x032 0x033	PMCTRL	0x0000	Power Management Control and Wake-up Event Status Register [15:0]	
0x034 - 0x035	0x034 0x035	PMEE	0x0000	Power Management Event Enable Register [15:0]	
0x036 - 0x037	0x036 0x037	GST	0x008E	Go Sleep Time Register [15:0]	
0x038 - 0x039	0x038 0x039	CTPDC	0x0000	Clock Tree Power Down Control Register [15:0]	
0x03A – 0x04B	0x03A 0x04B	Reserved (18-Bytes)	Don't Care	None	
0x04C - 0x04D	0x04C 0x04D	P1MBCR	0x3120	PHY 1 and MII Basic Control Register [15:0]	
0x04E – 0x04F	0x04E 0x04F	P1MBSR	0x7808	PHY 1 and MII Basic Status Register [15:0]	
0x050 - 0x051	0x050 0x051	PHY1ILR	0x1430	PHY 1 PHYID Low Register [15:0]	
0x052 - 0x053	0x052 0x053	PHY1IHR	0x0022	PHY 1 PHYID High Register [15:0]	

I/O Register Offset Lo	I/O Register Offset Location		Defecti Valor	Bassintan
16-Bit	8-Bit	Register Name	Default Value	Description
0x054 - 0x055	0x054	P1ANAR	0x05E1	PHY 1 Auto-Negotiation Advertisement Register
07004 07000	0x055	1 IAWAN		[15:0]
0x056 - 0x057	0x056	P1ANLPR	0x0001	PHY 1 Auto-Negotiation Link Partner Ability
	0x057			Register [15:0]
0x058 - 0x059	0x058	P2MBCR	0x3120	PHY 2 and MII Basic Control Register [15:0]
	0x059			3 1 1
0x05A - 0x05B	0x05A	P2MBSR	0x7808	PHY 2 and MII Basic Status Register [15:0]
	0x05B			
0x05C - 0x05D	0x05C	PHY2ILR	0x1430	PHY 2 PHYID Low Register [15:0]
	0x05D			
0x05E - 0x05F	0x05E 0x05F	PHY2IHR	0x0022	PHY 2 PHYID High Register [15:0]
	0x060			
0x060 - 0x061	0x060 0x061	P2ANAR	0x05E1	PHY 2 Auto-Negotiation Advertisement Register [15:0]
	0x062			
0x062 - 0x063	0x063	P2ANLPR	ANLPR 0x0001	PHY 2 Auto-Negotiation Link Partner Ability Register [15:0]
	0x064	Reserved		-
0x064 - 0x065	0x065	(2-Bytes)	Don't Care	None
	0x066			
0x066 - 0x067	0x067	P1PHYCTRL	0x0004	PHY 1 Special Control and Status Register [15:0]
0000 0000	0x068	Reserved	D = 1/4 O = 1/4	Name
0x068 - 0x069	0x069	(2-Bytes)	Don't Care	None
0x06A - 0x06B	0x06A	P2PHYCTRL	0x0004	PHY 2 Special Control and Status Register [15:0]
0x00A - 0x00B	0x06B	PZPHTCIKL	0x0004	PHT 2 Special Control and Status Register [15.0]
0x06C - 0x06D	0x06C	P1CR1	0x0000	Port 1 Control Register 1 [15:0]
0,000 0,000	0x06D	1 101(1	0,0000	1 of 1 outfloor register 1 [10.0]
0x06E - 0x06F	0x06E	P1CR2	0x0607	Port 1 Control Register 2 [15:0]
0,002 0,000	0x06F		exece.	Total Control Register 2 [10.0]
0x070 - 0x071	0x070	P1VIDCR	0x0001	Port 1 VID Control Register [15:0]
	0x071			The second secon
0x072 - 0x073	0x072	P1CR3	0x0000	Port 1 Control Register 3 [15:0]
	0x073			
0x074 - 0x075	0x074	P1IRCR0	0x0000	Port 1 Ingress Rate Control Register 0 [15:0]
	0x075			
0x076 - 0x077	0x076	P1IRCR1	0x0000	Port 1 Ingress Rate Control Register 1 [15:0]
	0x077			

I/O Register Offset Location		Desister Name	Default Value	Description
16−Bit	8-Bit	Register Name	Default Value	Description
0x078 - 0x079	0x078	P1ERCR0	0x0000	Port 1 Egress Rate Control Register 0 [15:0]
0,070 0,079	0x079	TIERORO		
0x07A - 0x07B	0x07A	P1ERCR1	0x0000	Port 1 Egress Rate Control Register 1 [15:0]
OXOTAL OXOTE	0x07B	T TEROICI	Охосос	Total Egross Rate Control Register 1 [10.0]
0x07C - 0x07D	0x07C	P1SCSLMD	0x0400	Port 1 PHY Special Control/Status, LinkMD®
0.0. C 0.0. D	0x07D		G.16.166	Register [15:0]
0x07E - 0x07F	0x07E	P1CR4	0x00FF	Port 1 Control Register 4 [15:0]
	0x07F			- Constitution of the cons
0x080 - 0x081	0x080	P1SR	0x8000	Port 1 Status Register [15:0]
	0x081			ŭ
0x082 - 0x083	0x082	Reserved	Don't Care	None
	0x083	(2-Bytes)		
0x084 - 0x085	0x084	P2CR1	0x0000 Port 2 Control Register 1 [1	Port 2 Control Register 1 [15:0]
	0x085			
0x086 - 0x087	0x086	P2CR2	0x0607	Port 2 Control Register 2 [15:0]
	0x087			
0x088 - 0x089	0x088 0x089	P2VIDCR	0x0001	Port 2 VID Control Register [15:0]
				Port 2 Control Register 3 [15:0]
0x08A - 0x08B	0x08A 0x08B	P2CR3	0x0000	
	0x08C			
0x08C - 0x08D	0x08D	P2IRCR0	0x0000	Port 2 Ingress Rate Control Register 0 [15:0]
	0x08E		0x0000	
0x08E - 0x08F	0x08F	P2IRCR1		Port 2 Ingress Rate Control Register 1 [15:0]
	0x090			
0x090 - 0x091	0x091	P2ERCR0	0x0000	Port 2 Egress Rate Control Register 0 [15:0]
	0x092			
0x092 - 0x093	0x093	P2ERCR1	0x0000	Port 2 Egress Rate Control Register 1 [15:0]
	0x094			Port 2 PHY Special Control/Status, LinkMD
0x094 - 0x095	0x095	P2SCSLMD	0x0400	Register [15:0]
0.000 0.007	0x096	P00P4	0.0055	B 100 1 1B 11 1850
0x096 - 0x097	0x097	P2CR4	0x00FF	Port 2 Control Register 4 [15:0]
0.000 - 0.000	0x098	Dach	0×8000	Port 2 Status Register [15:0]
0x098 - 0x099	0x099	P2SR	0x8000	i oit 2 Status Negister [13.0]
0x09A - 0x09B	0x09A	Reserved	Don't care	None
ONOON ONOOD	0x09B	(2-Bytes)	Don't Gale	110.10

I/O Register Offset L	I/O Register Offset Location		Default Value	Description
16-Bit	8-Bit	Register Name	Delault Value	Description
0x09C - 0x09D	0x09C 0x09D	P3CR1	0x0000	Port 3 Control Register 1 [15:0]
0x09E - 0x09F	0x09E 0x09F	P3CR2	0x0607	Port 3 Control Register 2 [15:0]
0x0A0 - 0x0A1	0x0A0 0x0A1	P3VIDCR	0x0001	Port 3 VID Control Register [15:0]
0x0A2 - 0x0A3	0x0A2 0x0A3	P3CR3	0x0000	Port 3 Control Register 3 [15:0]
0x0A4 - 0x0A5	0x0A4 0x0A5	P3IRCR0	0x0000	Port 3 Ingress Rate Control Register 0 [15:0]
0x0A6 - 0x0A7	0x0A6 0x0A7	P3IRCR1	0x0000	Port 3 Ingress Rate Control Register 1 [15:0]
0x0A8 - 0x0A9	0x0A8 0x0A9	P3ERCR0	0x0000	Port 3 Egress Rate Control Register 0 [15:0]
0x0AA - 0x0AB	0x0AA 0x0AB	P3ERCR1	0x0000	Port 3 Egress Rate Control Register 1 [15:0]
0x0AC - 0x0AD	0x0AC 0x0AD	SGCR8	0x8000	Switch Global Control Register 8 [15:0]
0x0AE - 0x0AF	0x0AE 0x0AF	SGCR9	0x0000	Switch Global Control Register 9 [15:0]
0x0B0 - 0x0B1	0x0B0 0x0B1	SAFMACA1L	0x0000	Source Address Filtering MAC Address 1 Register Low [15:0]
0x0B2 - 0x0B3	0x0B2 0x0B3	SAFMACA1M	0x0000	Source Address Filtering MAC Address 1 Register Middle [15:0]
0x0B4 - 0x0B5	0x0B4 0x0B5	SAFMACA1H	0x0000	Source Address Filtering MAC Address 1 Register High [15:0]
0x0B6 - 0x0B7	0x0B6 0x0B7	SAFMACA2L	0x0000	Source Address Filtering MAC Address 2 Register Low [15:0]
0x0B8 - 0x0B9	0x0B8 0x0B9	SAFMACA2M	0x0000	Source Address Filtering MAC Address 2 Register Middle [15:0]
0x0BA - 0x0BB	0x0BA 0x0BB	SAFMACA2H	0x0000	Source Address Filtering MAC Address 2 Register High [15:0]
0x0BC - 0x0C7	0x0BC 0x0C7	Reserved (12-Bytes)	Don't Care	None
0x0C8 - 0x0C9	0x0C8 0x0C9	P1TXQRCR1	0x8488	Port 1 TXQ Rate Control Register 1 [15:0]

I/O Register Offset Lo	cation	Pogistor Namo	Default Value	Description
16-Bit	8-Bit	Register Name	Default value	Description
0x0CA - 0x0CB	0x0CA 0x0CB	P1TXQRCR2	0x8182	Port 1 TXQ Rate Control Register 2 [15:0]
0x0CC - 0x0CD	0x0CC 0x0CD	P2TXQRCR1	0x8488	Port 2 TXQ Rate Control Register 1 [15:0]
0x0CE - 0x0CF	0x0CE 0x0CF	P2TXQRCR2	0x8182	Port 2 TXQ Rate Control Register 2 [15:0]
0x0D0 - 0x0D1	0x0D0 0x0D1	P3TXQRCR1	0x8488	Port 3 TXQ Rate Control Register 1 [15:0]
0x0D2 - 0x0D3	0x0D2 0x0D3	P3TXQRCR2	0x8182	Port 3 TXQ Rate Control Register 2 [15:0]
0x0D4 - 0x0D5	0x0D4 0x0D5	Reserved (2-Bytes)	Don't Care	None
0x0D6 - 0x0D7	0x0D6 0x0D7	IOMXSEL	0x0FFF	Input and Output Multiplex Selection Register [15:0]
0x0D8 - 0x0D9	0x0D8 0x0D9	CFGR	0x00FE	Configuration Status and Serial Bus Mode Register
0x0DA - 0x0DB	0x0DA 0x0DB	Reserved (2-Bytes)	Don't care	None
0x0DC - 0x0DD	0x0DC 0x0DD	P1ANPT	0x2001	Port 1 Auto-Negotiation Next Page Transmit Register [15:0]
0x0DE - 0x0DF	0x0DE 0x0DF	P1ALPRNP	0x0000	Port 1 Auto-Negotiation Link Partner Received Next Page Register [15:0]
0x0E0 - 0x0E1	0x0E0 0x0E1	P1EEEA	0x0002	Port 1 EEE and Link Partner Advertisement Register [15:0]
0x0E2 - 0x0E3	0x0E2 0x0E3	P1EEEWEC	0x0000	Port 1 EEE Wake Error Count Register [15:0]
0x0E4 - 0x0E5	0x0E4 0x0E5	P1EEECS	0x8064	Port 1 EEE Control/Status and Auto-Negotiation Expansion Register [15:0]
0x0E6 - 0x0E7	0x0E6	P1LPIRTC	0x27	Port 1 LPI Recovery Time Counter Register [7:0]
OXOLO - OXOL1	0x0E7	BL2LPIC1	0x08	Buffer Load to LPI Control 1 Register [7:0]
0x0E8 - 0x0E9	0x0E8 0x0E9	P2ANPT	0x2001	Port 2 Auto-Negotiation Next Page Transmit Register [15:0]
0x0EA - 0x0EB	0x0EA 0x0EB	P2ALPRNP	0x0000	Port 2 Auto-Negotiation Link Partner Received Next Page Register [15:0]
0x0EC - 0x0ED	0x0EC 0x0ED	P2EEEA	0x0002	Port 2 EEE and Link Partner Advertisement Register [15:0]

## Internal I/O Register Space Mapping for Switch Control and Configuration (0x000 – 0x0FF) (Continued)

I/O Register Offset Loca	I/O Register Offset Location		Default Value	Description	
16-Bit	8-Bit	Register Name	Default Value	Description	
0x0EE - 0x0EF	0x0EE	P2EEEWEC	0x0000	Port 2 EEE Wake Error Count Register [15:0]	
UXUEE - UXUEF	0x0EF	PZEEEVVEC	0x0000	Port 2 EEE Wake Error Count Register [15.0]	
0x0F0 - 0x0F1	0x0F0	P2EEECS	0x8064	Port 2 EEE Control/Status and Auto-Negotiation	
0x0F0 = 0x0F1	0x0F1	PZEEEGS	0,0004	Expansion Register [15:0]	
0x0F2 - 0x0F3	0x0F2	P2LPIRTC	0x27	Port 2 LPI Recovery Time Counter Register [7:0]	
0x0F2 - 0x0F3	0x0F3	PCSEEEC	0x03	PCS EEE Control Register [7:0]	
0x0F4 - 0x0F5	0x0F4	ETLWTC	0x03E8	Empty TXQ to LPI Wait Time Control Register	
0x0F4 - 0x0F5	0x0F5	EILWIC		[15:0]	
0x0F6 - 0x0F7	0x0F6	BL2LPIC2	0xC040	Buffor Load to LDI Control 2 Pagintar [15:0]	
0x0F0 - 0x0F7	0x0F7	BLZLPIGZ	0xC040	Buffer Load to LPI Control 2 Register [15:0]	
0x0F8 - 0x0FF	0x0F8	Reserved	Don't Care	None	
UXUFO - UXUFF	0x0FF	(8-Bytes)	Don't Care	None	

# Internal I/O Register Space Mapping for Host Interface Unit (0x100 – 0x16F)

I/O Register Offset Location		Desister Name	Default Value	Donasiu (i.e.	
16-Bit	8-Bit	Register Name	Default Value	Description	
0v400 0v407	0x100	Reserved	Don't Care	None	
0x100 – 0x107	0x107	(8-Bytes)	Don't Care	Notic	
0x108 - 0x109	0x108	CCR	Read only	Chip Configuration Register [15:0]	
0x106 - 0x109	0x109	CCR	Read only	Crip Corniguration Register [15.0]	
0x10A - 0x10F	0x10A	Reserved	Don't Care	None	
OXTOA - OXTOP	0x10F	(6-Bytes)	Don't Care	Notic	
0x110 - 0x111	0x110	MARL	_	MAC Address Register Low [15:0]	
0.110 - 0.111	0x111	IVIANL	_	WAC Address Register Low [15.0]	
0x112 - 0x113	0x112	MARM	_	MAC Address Register Middle [15:0]	
0.112 - 0.113	0x113	IVIANIVI	_	INIAC Address Register ivildate [15.0]	
0x114 - 0x115	0x114	MARH		MAC Address Register High [15:0]	
0.114 - 0.115	0x115	IVIANT	_	WAC Address Register High [15.0]	
0x116 - 0x121	0x116	Reserved	Don't Care	None	
0.0010 - 0.00121	0x121	(12-Bytes)	Don't Care	Notice	
0x122 - 0x123	0x122	EEPCR	0x0000	EEPROM Control Register [15:0]	
0x122 - 0x123	0x123	EEPOR	0x0000	EEFROM Control Register [15.0]	
0x124 - 0x125	0x124	MBIR	0x0000	Memory BIST Info Register [15:0]	
0x124 - 0x125	0x125	IVIDIK	0x0000	Methory BiS1 lillo Register [15.0]	
0x126 - 0x127	0x126	GRR	0x0000	Global Reset Register [15:0]	
UX120 - UX127	0x127	GKK	UXUUUU	Global Neset Neglistel [13.0]	
0x128 - 0x129	0x128	Reserved	Don't Care	None	
UX120 - UX129	0x129	(2-Bytes)	Dont Care	None	

# Internal I/O Register Space Mapping for Host Interface Unit (0x100 – 0x16F) (Continued)

I/O Register Offset Location		Register Name	Default Value	Description	
16-Bit	8-Bit	Negister Hairie	Delauit Value	Description	
0x12A - 0x12B	0x12A 0x12B	WFCR	0x0000	Wake-Up Frame Control Register [15:0]	
0x12C - 0x12F	0x12C 0x12F	Reserved (4-Bytes)	Don't Care	None	
0x130 - 0x131	0x130 0x131	WF0CRC0	0x0000	Wake-Up Frame 0 CRC0 Register [15:0]	
0x132 - 0x133	0x132 0x133	WF0CRC1	0x0000	Wake-Up Frame 0 CRC1 Register [15:0]	
0x134 - 0x135	0x134 0x135	WF0BM0	0x0000	Wake-Up Frame 0 Byte Mask 0 Register [15:0]	
0x136 - 0x137	0x136 0x137	WF0BM1	0x0000	Wake-Up Frame 0 Byte Mask 1 Register [15:0]	
0x138 - 0x139	0x138 0x139	WF0BM2	0x0000	Wake-Up Frame 0 Byte Mask 2 Register [15:0]	
0x13A - 0x13B	0x13A 0x13B	WF0BM3	0x0000	Wake-Up Frame 0 Byte Mask 3 Register [15:0]	
0x13C - 0x13F	0x13C 0x13F	Reserved (4-Bytes)	Don't care	None	
0x140 - 0x141	0x140 0x141	WF1CRC0	0x0000	Wake-Up Frame 1 CRC0 Register [15:0]	
0x142 - 0x143	0x142 0x143	WF1CRC1	0x0000	Wake-Up Frame 1 CRC1 Register [15:0]	
0x144 - 0x145	0x144 0x145	WF1BM0	0x0000	Wake-Up Frame 1 Byte Mask 0 Register [15:0]	
0x146 - 0x147	0x146 0x147	WF1BM1	0x0000	Wake-Up Frame 1 Byte Mask 1 Register [15:0]	
0x148 - 0x149	0x148 0x149	WF1BM2	0x0000	Wake-Up Frame 1 Byte Mask 2 Register [15:0]	
0x14A - 0x14B	0x14A 0x14B	WF1BM3	0x0000	Wake-Up Frame 1 Byte Mask 3 Register [15:0]	
0x14C - 0x14F	0x14C 0x14F	Reserved (4-Bytes)	Don't Care	None	
0x150 - 0x151	0x150 0x151	WF2CRC0	0x0000	Wake-Up Frame 2 CRC0 Register [15:0]	
0x152 - 0x153	0x152 0x153	WF2CRC1	0x0000	Wake-Up Frame 2 CRC1 Register [15:0]	
0x154 - 0x155	0x154 0x155	WF2BM0	0x0000	Wake-Up Frame 2 Byte Mask 0 Register [15:0]	

## Internal I/O Register Space Mapping for Host Interface Unit (0x100 – 0x16F) (Continued)

I/O Register Offset Location		De sister News	Default Value	Baraniasian.	
16-Bit	8-Bit	Register Name	Default Value	Description	
0x156 - 0x157	0x156	WF2BM1	0x0000	Waka Un Frama 2 Ruta Mack 1 Pagistar [15:0]	
0x150 - 0x157	0x157	VVFZBIVIT	0x0000	Wake-Up Frame 2 Byte Mask 1 Register [15:0]	
0x158 - 0x159	0x158	WF2BM2	0x0000	Wake-Up Frame 2 Byte Mask 2 Register [15:0]	
0.130 0.139	0x159	VVI ZDIVIZ	0,0000	wake-op Frame 2 byte wask 2 Kegister [10.0]	
0x15A - 0x15B	0x15A	WF2BM3	0x0000	Wake-Up Frame 2 Byte Mask 3 Register [15:0]	
OXIOA OXIOB	0x15B	VVI ZDIVIS	0,0000	wake-op Frame 2 byte wask 3 Register [13.0]	
0x15C - 0x15F	0x15C	Reserved	Don't Care	None	
0.130 0.131	0x15F	(4-Bytes)	Don't Gare	INUITE	
0x160 - 0x161	0x160	WF3CRC0	0x0000	Wake-Up Frame 3 CRC0 Register [15:0]	
02100 02101	0x161	WI SORGO	0,0000	wake-op Frame 5 of too Register [15.0]	
0x162 - 0x163	0x162	WF3CRC1 0x0000	0x0000	Wake-Up Frame 3 CRC1 Register [15:0]	
0.002 0.000	0x163	WI SOROT	0,0000	wake-op Frame 3 CKOT Register [13.0]	
0x164 - 0x165	0x164	WF3BM0	0x0000	Wake-Up Frame 3 Byte Mask 0 Register [15:0]	
0.000	0x165	VVI OBIVIO	UNUUUU	Walke Op Flame o Byte Mask o Regioter [16.6]	
0x166 - 0x167	0x166	WF3BM1	0x0000	Wake-Up Frame 3 Byte Mask 1 Register [15:0]	
00100 00107	0x167	VVI OBIVII	0,0000	wake op Frame o Byte Mask Fregister [10.0]	
0x168 - 0x169	0x168	WF3BM2	0x0000	Wake-Up Frame 3 Byte Mask 2 Register [15:0]	
00100 00100	0x169	VVI OBIVIZ	OXOGO	Traine of Priamo of Byte Mack 2 Regional [16.0]	
0x16A - 0x16B	0x16A	WF3BM3	0x0000	Wake-Up Frame 3 Byte Mask 3 Register [15:0]	
ONTOR ONTOB	0x16B	VVI ODIVIO	0,0000	Wake Op Frame o Dyte Wask o Register [10.0]	
0x16C - 0x16F	0x16C	Reserved	Don't Care	None	
0.100 0.100	0x16F	(4-Bytes)	Don't Care	None	

## Internal I/O Register Space Mapping for the QMU (0x170 – 0x1FF)

I/O Register Offset Location		Register Name   Default Value		Description	
16-Bit	8-Bit	Register Name	Default value	Description	
0x170 - 0x171	0x170	TXCR	0x0000	Transmit Control Register [45:0]	
0x170 - 0x171	0x171	TACK	0x0000	Transmit Control Register [15:0]	
0x172 - 0x173	0x172	TXSR	0x0000	Transmit Status Register [15:0]	
0X172 - 0X173	0x173	TAGK	0x0000	Transmit Status Register [15:0]	
0x174 - 0x175	0x174	RXCR1	0x0800	Pagaiya Cantral Pagistor 1 [15:0]	
0X174 - 0X175	0x175	KACKI		Receive Control Register 1 [15:0]	
0x176 - 0x177	0x176	RXCR2	0x0114	Receive Control Register 2 [15:0]	
0X170 - 0X177	0x177	RACKZ	0.0114	Receive Control Register 2 [15.0]	
0x178 - 0x179	0x178	TXMIR	0x1800	TVO Momony Information Projector [15:0]	
0X178 - 0X179	0x179	TAIVIIN	0.000	TXQ Memory Information Register [15:0]	
0x17A - 0x17B	0x17A	Reserved	Don't Care	None	
UXITA - UXITB	0x17B	Reserved	Don't Care	None	

# Internal I/O Register Space Mapping for the QMU (0x170 – 0x1FF) (Continued)

I/O Register Offset Location		Deviates Name	Default Value	Description	
16-Bit	8-Bit	Register Name	Default value	Description	
0x17C - 0x17D	0x17C 0x17D	RXFHSR	0x0000	Receive Frame Header Status Register [15:0]	
0x17E - 0x17F	0x17E 0x17F	RXFHBCR	0x0000	Receive Frame Header Byte Count Register [15:0]	
0x180 - 0x181	0x180 0x181	TXQCR	0x0000	TXQ Command Register [15:0]	
0x182 - 0x183	0x182 0x183	RXQCR	0x0000	RXQ Command Register [15:0]	
0x184 - 0x185	0x184 0x185	TXFDPR	0x0000	TX Frame Data Pointer Register [15:0]	
0x186 - 0x187	0x186 0x187	RXFDPR	_	RX Frame Data Pointer Register [15:0]	
0x188 - 0x18B	0x188 0x18B	Reserved (4-Bytes)	Don't Care	None	
0x18C - 0x18D	0x18C 0x18D	RXDTTR	0x0000	RX Duration Timer Threshold Register [15:0]	
0x18E - 0x18F	0x18E 0x18F	RXDBCTR	0x0000	RX Data Byte Count Threshold Register [15:0]	
0x190 - 0x191	0x190 0x191	IER	0x0000	Interrupt Enable Register [15:0]	
0x192 - 0x193	0x192 0x193	ISR	0x0000	Interrupt Status Register [15:0]	
0x194 - 0x19B	0x194 0x19B	Reserved (8-Bytes)	Don't Care	None	
0x19C - 0x19D	0x19C 0x19D	RXFCTR	0x0000	RX Frame Count Threshold Register [7:0], 15:8 are Reserved	
0x19E - 0x19F	0x19E 0x19F	TXNTFSR	0x0000	TX Next Total Frames Size Register [15:0]	
0x1A0 - 0x1A1	0x1A0 0x1A1	MAHTR0	0x0000	MAC Address Hash Table Register 0 [15:0]	
0x1A2 - 0x1A3	0x1A2 0x1A3	MAHTR1	0x0000	MAC Address Hash Table Register 1 [15:0]	
0x1A4 - 0x1A5	0x1A4 0x1A5	MAHTR2	0x0000	MAC Address Hash Table Register 2 [15:0]	

# Internal I/O Register Space Mapping for the QMU (0x170 – 0x1FF) (Continued)

I/O Register Offset Location		Register Name Default Value		Description	
16-Bit	8-Bit	Register Name	Default value	Description	
0x1A6 - 0x1A7	0x1A6	MAHTR3	0x0000	MAC Address Hach Table Register 3 [15:0]	
UXTAG - UXTAT	0x1A7	IVIALLES	0x0000	MAC Address Hash Table Register 3 [15:0]	
0x1A8 - 0x1AF	0x1A8	Reserved	Don't Care	None	
UXTA6 - UXTAF	0x1AF	(8-Bytes)	Don't Care	None	
0x1B0 - 0x1B1	0x1B0	FCLWR	0x0600	Flow Control Law Water Mark Pogister [15:0]	
0.00 - 0.0101	0x1B1	FOLVIK	0x0000	Flow Control Low Water Mark Register [15:0]	
0x1B2 - 0x1B3	0x1B2	ECHWP	FCHWR 0x0400	Flow Control High Water Mark Register [15:0]	
0.000	0x1B3	TOTIVIX			
0x1B4 - 0x1B5	0x1B4	FCOWR	0x0040	Flow Control Overrun Water Mark Register [15:0]	
0.1104 0.1103	0x1B5	TOOVIK	0,0040	Tiow Control Overrain water mark register [15.5]	
0x1B6 - 0x1B7	0x1B6	Reserved	Don't Care	None	
OXIDO OXIDI	0x1B7	(2-Bytes)	Don't Cale	Notice	
0x1B8 - 0x1B9	0x1B8	RXFC	0x00	PV Frame Count[15:9] Peconied [7:0]	
0.00 - 0.00	0x1B9	KAFC	0,000	RX Frame Count[15:8], Reserved [7:0]	
0x1BA - 0x1FF	0x1BA	Reserved	Don't Care	None	
OXIDA OXIFF	0x1FF	(70-Bytes)	Don't Cale	NOTE	

I/O Register Offse	I/O Register Offset Location		Default Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x200 - 0x201	0x200	TRIG_ERR	0x0000	Trigger Output Unit Error Pegister [11:0]
0x200 - 0x201	0x201	TRIG_ERR	000000	Trigger Output Unit Error Register [11:0]
0x202 - 0x203	0x202	TRIG ACTIVE	0x0000	Trigger Output Unit Active Register [11:0]
0x202 - 0x203	0x203	TRIG_ACTIVE	0x0000	Trigger Output Unit Active Register [11:0]
0x204 - 0x205	0x204	TRIC DONE	0x0000	Trigger Output Unit Done Register [11:0]
0x204 - 0x205	05 0x205 TRIG_DONE	TRIG_DONE	0x0000	Trigger Output Onit Done Register [11.0]
0x206 - 0x207	0x206	TRIG_EN	0x0000	Trigger Output Unit Enable Register [11:0]
0x200 - 0x207	0x207	TRIG_EN	0x0000	Trigger Output Offit Eriable Register [11.0]
0x208 - 0x209	0x208	TRIG_SW_RST	0x0000	Trigger Output Unit Software Reset Register [11:0]
0x208 - 0x209	0x209	TRIG_SW_RST	0x0000	Trigger Output Onit Software Reset Register [11.0]
0x20A - 0x20B	0x20A	TDIC12 DDS WIDTH	0,40000	Trigger Output Unit 12 PPS Pulse Width Register
0X20A - 0X20B	0x20B	TRIGIZ_FF3_WIDTH	RIG12_PPS_WIDTH 0x0000	Trigger Output Offit 12 FFS Fulse Width Register
0x20C - 0x21F	0x20C	Reserved	Don't Care	None
0,20C - 0,21F	0x21F	(20-Bytes)	Don't Care	INOTIC
0x220 - 0x221	0x220	TRIG1_TGT_NSL	0x0000	Trigger Ouput Unit 1 Target Time in Nanoseconds
0,220 - 0,221	0x221	INIGI_IGI_NOL	0,0000	Low-Word Register [15:0]

I/O Register Offse	et Location	B. Cata No.	5.6.10	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x222 - 0x223	0x222 0x223	TRIG1_TGT_NSH	0x0000	Trigger Output Unit 1 Target Time in Nanoseconds High-Word Register [29:16]
0x224 - 0x225	0x224 0x225	TRIG1_TGT_SL	0x0000	Trigger Output Unit 1 Target Time in Seconds Low-Word Register [15:0]
0x226 - 0x227	0x226 0x227	TRIG1_TGT_SH	0x0000	Trigger Output Unit 1 Target Time in Seconds High-Word Register [31:16]
0x228 - 0x229	0x228 0x229	TRIG1_CFG_1	0x3C00	Trigger Output Unit 1 Configuration/Control Register1
0x22A - 0x22B	0x22A 0x22B	TRIG1_CFG_2	0x0000	Trigger Output Unit 1 Configuration/Control Register2
0x22C - 0x22D	0x22C 0x22D	TRIG1_CFG_3	0x0000	Trigger Output Unit 1 Configuration/Control Register3
0x22E - 0x22F	0x22E 0x22F	TRIG1_CFG_4	0x0000	Trigger Output Unit 1 Configuration/Control Register4
0x230 - 0x231	0x230 0x231	TRIG1_CFG_5	0x0000	Trigger Output Unit 1 Configuration/Control Register5
0x232 - 0x233	0x232 0x233	TRIG1_CFG_6	0x0000	Trigger Output Unit 1 Configuration/Control Register6
0x234 - 0x235	0x234 0x235	TRIG1_CFG_7	0x0000	Trigger Output Unit 1 Configuration/Control Register7
0x236 - 0x237	0x236 0x237	TRIG1_CFG_8	0x0000	Trigger Output Unit 1 Configuration/Control Register8
0x238 – 0x23F	0x238 0x23F	Reserved (8-Bytes)	Don't Care	None
0x240 - 0x241	0x240 0x241	TRIG2_TGT_NSL	0x0000	Trigger Output Unit 2 Target Time in Nanoseconds Low-Word Register [15:0]
0x242 - 0x243	0x242 0x243	TRIG2_TGT_NSH	0x0000	Trigger Output Unit 2 Target Time in Nanoseconds High-Word Register [29:16]
0x244 - 0x245	0x244 0x245	TRIG2_TGT_SL	0x0000	Trigger Output Unit 2 Target Time in Seconds Low-Word Register [15:0]
0x246 - 0x247	0x246 0x247	TRIG2_TGT_SH	0x0000	Trigger Output Unit 2 Target Time in Seconds High-Word Register [31:16]
0x248 - 0x249	0x248 0x249	TRIG2_CFG_1	0x3C00	Trigger Output Unit 2 Configuration/Control Register1
0x24A - 0x24B	0x24A 0x24B	TRIG2_CFG_2	0x0000	Trigger Output Unit 2 Configuration/Control Register2

I/O Register Offset Location		Dawieten Neme	Default Value	Paradiation
16-Bit	8-Bit	Register Name	Default Value	Description
0x24C - 0x24D	0x24C 0x24D	TRIG2_CFG_3	0x0000	Trigger Output Unit 2 Configuration/Control Register3
0x24E - 0x24F	0x24E 0x24F	TRIG2_CFG_4	0x0000	Trigger Output Unit 2 Configuration/Control Register4
0x250 - 0x251	0x250 0x251	TRIG2_CFG_5	0x0000	Trigger Output Unit 2 Configuration/Control Register5
0x252 - 0x253	0x252 0x253	TRIG2_CFG_6	0x0000	Trigger Output Unit 2 Configuration/Control Register6
0x254 - 0x255	0x254 0x255	TRIG2_CFG_7	0x0000	Trigger Output Unit 2 Configuration/Control Register7
0x256 - 0x257	0x256 0x257	TRIG2_CFG_8	0x0000	Trigger Output Unit 2 Configuration/Control Register8
0x258 – 0x25F	0x258 0x25F	Reserved (8-Bytes)	Don't Care	None
0x260 - 0x261	0x260 0x261	TRIG3_TGT_NSL	0x0000	Trigger Output Unit 3 Target Time in Nanoseconds Low-Word Register [15:0]
0x262 - 0x263	0x262 0x263	TRIG3_TGT_NSH	0x0000	Trigger Output Unit 3 Target Time in Nanoseconds High-Word Register [29:16]
0x264 - 0x265	0x264 0x265	TRIG3_TGT_SL	0x0000	Trigger Output Unit 3 Target Time in Seconds Low-Word Register [15:0]
0x266 - 0x267	0x266 0x267	TRIG3_TGT_SH	0x0000	Trigger Output Unit 3 Target Time in Seconds High-Word Register [31:16]
0x268 - 0x269	0x268 0x269	TRIG3_CFG_1	0x3C00	Trigger Output Unit 3 Configuration/Control Register1
0x26A - 0x26B	0x26A 0x26B	TRIG3_CFG_2	0x0000	Trigger Output Unit 3 Configuration/Control Register2
0x26C - 0x26D	0x26C 0x26D	TRIG3_CFG_3	0x0000	Trigger Output Unit 3 Configuration/Control Register3
0x26E - 0x26F	0x26E 0x26F	TRIG3_CFG_4	0x0000	Trigger Output Unit 3 Configuration/Control Register4
0x270 - 0x271	0x270 0x271	TRIG3_CFG_5	0x0000	Trigger Output Unit 3 Configuration/Control Register5
0x272 - 0x273	0x272 0x273	TRIG3_CFG_6	0x0000	Trigger Output Unit 3 Configuration/Control Register6
0x274 - 0x275	0x274 0x275	TRIG3_CFG_7	0x0000	Trigger Output Unit 3 Configuration/Control Register7

I/O Register Offset Location		Deviate - Nove	Defeult Valor	Paradiation
16-Bit	8-Bit	Register Name	Default Value	Description
0x276 - 0x277	0x276 0x277	TRIG3_CFG_8	0x0000	Trigger Output Unit 3 Configuration/Control Register8
0x278 – 0x27F	0x278 0x27F	Reserved (8-Bytes)	Don't Care	None
0x280 - 0x281	0x280 0x281	TRIG4_TGT_NSL	0x0000	Trigger Output Unit 4 Target Time in Nanoseconds Low-Word Register [15:0]
0x282 - 0x283	0x282 0x283	TRIG4_TGT_NSH	0x0000	Trigger Output Unit 4 Target Time in Nanoseconds High-Word Register [29:16]
0x284 - 0x285	0x284 0x285	TRIG4_TGT_SL	0x0000	Trigger Output Unit 4 Target Time in Seconds Low-Word Register [15:0]
0x286 - 0x287	0x286 0x287	TRIG4_TGT_SH	0x0000	Trigger Output Unit 4 Target Time in Seconds High-Word Register [31:16]
0x288 - 0x289	0x288 0x289	TRIG4_CFG_1	0x3C00	Trigger Output Unit 4 Configuration/Control Register1
0x28A - 0x28B	0x28A 0x28B	TRIG4_CFG_2	0x0000	Trigger Output Unit 4 Configuration/Control Register2
0x28C - 0x28D	0x28C 0x28D	TRIG4_CFG_3	0x0000	Trigger Output Unit 4 Configuration/Control Register3
0x28E - 0x28F	0x28E 0x28F	TRIG4_CFG_4	0x0000	Trigger Output Unit 4 Configuration/Control Register4
0x290 - 0x291	0x290 0x291	TRIG4_CFG_5	0x0000	Trigger Output Unit 4 Configuration/Control Register5
0x292 - 0x293	0x292 0x293	TRIG4_CFG_6	0x0000	Trigger Output Unit 4 Configuration/Control Register6
0x294 - 0x295	0x294 0x295	TRIG4_CFG_7	0x0000	Trigger Output Unit 4 Configuration/Control Register7
0x296 - 0x297	0x296 0x297	TRIG4_CFG_8	0x0000	Trigger Output Unit 4 Configuration/Control Register8
0x298 – 0x29F	0x298 0x29F	Reserved (8-Bytes)	Don't Care	None
0x2A0 - 0x2A1	0x2A0 0x2A1	TRIG5_TGT_NSL	0x0000	Trigger Output Unit 5 Target Time in Nanoseconds Low-Word Register [15:0]
0x2A2 - 0x2A3	0x2A2 0x2A3	TRIG5_TGT_NSH	0x0000	Trigger Output Unit 5 Target Time in Nanoseconds High-Word Register [29:16]
0x2A4 - 0x2A5	0x2A4 0x2A5	TRIG5_TGT_SL	0x0000	Trigger Output Unit 5 Target Time in Seconds Low-Word Register [15:0]

I/O Register Offset Location		<b>5</b>	5 ( 1/1/1	B tat
16-Bit	8-Bit	Register Name	Default Value	Description
0x2A6 - 0x2A7	0x2A6 0x2A7	TRIG5_TGT_SH	0x0000	Trigger Output Unit 5 Target Time in Seconds High-Word Register [31:16]
0x2A8 - 0x2A9	0x2A8 0x2A9	TRIG5_CFG_1	0x3C00	Trigger Output Unit 5 Configuration/Control Register1
0x2AA - 0x2AB	0x2AA 0x2AB	TRIG5_CFG_2	0x0000	Trigger Output Unit 5 Configuration/Control Register2
0x2AC - 0x2AD	0x2AC 0x2AD	TRIG5_CFG_3	0x0000	Trigger Output Unit 5 Configuration/Control Register3
0x2AE - 0x2AF	0x2AE 0x2AF	TRIG5_CFG_4	0x0000	Trigger Output Unit 5 Configuration/Control Register4
0x2B0 - 0x2B1	0x2B0 0x2B1	TRIG5_CFG_5	0x0000	Trigger Output Unit 5 Configuration/Control Register5
0x2B2 - 0x2B3	0x2B2 0x2B3	TRIG5_CFG_6	0x0000	Trigger Output Unit 5 Configuration/Control Register6
0x2B4 - 0x2B5	0x2B4 0x2B5	TRIG5_CFG_7	0x0000	Trigger Output Unit 5 Configuration/Control Register7
0x2B6 - 0x2B7	0x2B6 0x2B7	TRIG5_CFG_8	0x0000	Trigger Output Unit 5 Configuration/Control Register8
0x2B8 – 0x2BF	0x2B8 0x2BF	Reserved (8-Bytes)	Don't Care	None
0x2C0 - 0x2C1	0x2C0 0x2C1	TRIG6_TGT_NSL	0x0000	Trigger Output Unit 6 Target Time in Nanoseconds Low-Word Register [15:0]
0x2C2 - 0x2C3	0x2C2 0x2C3	TRIG6_TGT_NSH	0x0000	Trigger Output Unit 6 Target Time in Nanoseconds High-Word Register [29:16]
0x2C4 - 0x2C5	0x2C4 0x2C5	TRIG6_TGT_SL	0x0000	Trigger Output Unit 6 Target Time in Seconds Low-Word Register [15:0]
0x2C6 - 0x2C7	0x2C6 0x2C7	TRIG6_TGT_SH	0x0000	Trigger Output Unit 6 Target Time in Seconds High-Word Register [31:16]
0x2C8 - 0x2C9	0x2C8 0x2C9	TRIG6_CFG_1	0x3C00	Trigger Output Unit 6 Configuration/Control Register1
0x2CA - 0x2CB	0x2CA 0x2CB	TRIG6_CFG_2	0x0000	Trigger Output Unit 6 Configuration/Control Register2
0x2CC - 0x2CD	0x2CC 0x2CD	TRIG6_CFG_3	0x0000	Trigger Output Unit 6 Configuration/Control Register3
0x2CE - 0x2CF	0x2CE 0x2CF	TRIG6_CFG_4	0x0000	Trigger Output Unit 6 Configuration/Control Register4

I/O Register Offset Location		B. data N.	D.C. KVII	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x2D0 - 0x2D1	0x2D0 0x2D1	TRIG6_CFG_5	0x0000	Trigger Output Unit 6 Configuration/Control Register5
0x2D2 - 0x2D3	0x2D2 0x2D3	TRIG6_CFG_6	0x0000	Trigger Output Unit 6 Configuration/Control Register6
0x2D4 - 0x2D5	0x2D4 0x2D5	TRIG6_CFG_7	0x0000	Trigger Output Unit 6 Configuration/Control Register7
0x2D6 - 0x2D7	0x2D6 0x2D7	TRIG6_CFG_8	0x0000	Trigger Output Unit 6 Configuration/Control Register8
0x2D8 – 0x2DF	0x2D8 0x2DF	Reserved (8-Bytes)	Don't Care	None
0x2E0 - 0x2E1	0x2E0 0x2E1	TRIG7_TGT_NSL	0x0000	Trigger Output Unit 7 Target Time in Nanoseconds Low-Word Register [15:0]
0x2E2 - 0x2E3	0x2E2 0x2E3	TRIG7_TGT_NSH	0x0000	Trigger Output Unit 7 Target Time in Nanoseconds High-Word Register [29:16]
0x2E4 - 0x2E5	0x2E4 0x2E5	TRIG7_TGT_SL	0x0000	Trigger Output Unit 7 Target Time in Seconds Low-Word Register [15:0]
0x2E6 - 0x2E7	0x2E6 0x2E7	TRIG7_TGT_SH	0x0000	Trigger Output Unit 7 Target Time in Seconds High-Word Register [31:16]
0x2E8 - 0x2E9	0x2E8 0x2E9	TRIG7_CFG_1	0x3C00	Trigger Output Unit 7 Configuration/Control Register1
0x2EA - 0x2EB	0x2EA 0x2EB	TRIG7_CFG_2	0x0000	Trigger Output Unit 7 Configuration/Control Register2
0x2EC - 0x2ED	0x2EC 0x2ED	TRIG7_CFG_3	0x0000	Trigger Output Unit 7 Configuration/Control Register3
0x2EE - 0x2EF	0x2EE 0x2EF	TRIG7_CFG_4	0x0000	Trigger Output Unit 7 Configuration/Control Register4
0x2F0 - 0x2F1	0x2F0 0x2F1	TRIG7_CFG_5	0x0000	Trigger Output Unit 7 Configuration/Control Register5
0x2F2 - 0x2F3	0x2F2 0x2F3	TRIG7_CFG_6	0x0000	Trigger Output Unit 7 Configuration/Control Register6
0x2F4 - 0x2F5	0x2F4 0x2F5	TRIG7_CFG_7	0x0000	Trigger Output Unit 7 Configuration/Control Register7
0x2F6 - 0x2F7	0x2F6 0x2F7	TRIG7_CFG_8	0x0000	Trigger Output Unit 7 Configuration/Control Register8
0x2F8 – 0x2FF	0x2F8 0x2FF	Reserved (8-Bytes)	Don't Care	None

# Internal I/O Register Space Mapping for PTP Trigger Output (12 Units, 0x200 – 0x3FF) (Continued)

I/O Register Offset Location				
16-Bit	8-Bit	Register Name	Default Value	Description
0x300 - 0x301	0x300 0x301	TRIG8_TGT_NSL	0x0000	Trigger Output Unit 8 Target Time in Nanoseconds Low-Word Register [15:0]
0x302 - 0x303	0x302 0x303	TRIG8_TGT_NSH	0x0000	Trigger Output Unit 8 Target Time in Nanoseconds High-Word Register [29:16]
0x304 - 0x305	0x304 0x305	TRIG8_TGT_SL	0x0000	Trigger Output Unit 8 Target Time in Seconds Low-Word Register [15:0]
0x306 - 0x307	0x306 0x307	TRIG8_TGT_SH	0x0000	Trigger Output Unit 8 Target Time in Seconds High-Word Register [31:16]
0x308 - 0x309	0x308 0x309	TRIG8_CFG_1	0x3C00	Trigger Output Unit 8 Configuration/Control Register1
0x30A - 0x30B	0x30A 0x30B	TRIG8_CFG_2	0x0000	Trigger Output Unit 8 Configuration/Control Register2
0x30C - 0x30D	0x30C 0x30D	TRIG8_CFG_3	0x0000	Trigger Output Unit 8 Configuration/Control Register3
0x30E - 0x30F	0x30E 0x30F	TRIG8_CFG_4	0x0000	Trigger Output Unit 8 Configuration/Control Register4
0x310 - 0x311	0x310 0x311	TRIG8_CFG_5	0x0000	Trigger Output Unit 8 Configuration/Control Register5
0x312 - 0x313	0x312 0x313	TRIG8_CFG_6	0x0000	Trigger Output Unit 8 Configuration/Control Register6
0x314 - 0x315	0x314 0x315	TRIG8_CFG_7	0x0000	Trigger Output Unit 8 Configuration/Control Register7
0x316 - 0x317	0x316 0x317	TRIG8_CFG_8	0x0000	Trigger Output Unit 8 Configuration/Control Register8
0x318 – 0x31F	0x318 0x31F	Reserved (8-Bytes)	Don't Care	None
0x320 - 0x321	0x320 0x321	TRIG9_TGT_NSL	0x0000	Trigger Output Unit 9 Target Time in Nanoseconds Low-Word Register [15:0]
0x322 - 0x323	0x322 0x323	TRIG9_TGT_NSH	0x0000	Trigger Output Unit 9 Target Time in Nanoseconds High-Word Register [29:16]
0x324 - 0x325	0x324 0x325	TRIG9_TGT_SL	0x0000	Trigger Output Unit 9 Target Time in Seconds Low-Word Register [15:0]
0x326 - 0x327	0x326 0x327	TRIG9_TGT_SH	0x0000	Trigger Output Unit 9 Target Time in Seconds High- Word Register [31:16]
0x328 - 0x329	0x328 0x329	TRIG9_CFG_1	0x3C00	Trigger Output Unit 9 Configuration/Control Register1

June 11, 2014 104 Revision 1.0

I/O Register Offset Location		Deviate Nove	Default Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x32A - 0x32B	0x32A 0x32B	TRIG9_CFG_2	0x0000	Trigger Output Unit 9 Configuration/Control Register2
0x32C - 0x32D	0x32C 0x32D	TRIG9_CFG_3	0x0000	Trigger Output Unit 9 Configuration/Control Register3
0x32E - 0x32F	0x32E 0x32F	TRIG9_CFG_4	0x0000	Trigger Output Unit 9 Configuration/Control Register4
0x330 - 0x331	0x330 0x331	TRIG9_CFG_5	0x0000	Trigger Output Unit 9 Configuration/Control Register5
0x332 - 0x333	0x332 0x333	TRIG9_CFG_6	0x0000	Trigger Output Unit 9 Configuration/Control Register6
0x334 - 0x335	0x334 0x335	TRIG9_CFG_7	0x0000	Trigger Output Unit 9 Configuration/Control Register7
0x336 - 0x337	0x336 0x337	TRIG9_CFG_8	0x0000	Trigger Output Unit 9 Configuration/Control Register8
0x338 – 0x33F	0x338 0x33F	Reserved (8-Bytes)	Don't Care	None
0x340 - 0x341	0x340 0x341	TRIG10_TGT_NSL	0x0000	Trigger Output Unit 10 Target Time in Nanoseconds Low-Word Register [15:0]
0x342 - 0x343	0x342 0x343	TRIG10_TGT_NSH	0x0000	Trigger Output Unit 10 Target Time in Nanoseconds High-Word Register [29:16]
0x344 - 0x345	0x344 0x345	TRIG10_TGT_SL	0x0000	Trigger Output Unit 10 Target Time in Seconds Low-Word Register [15:0]
0x346 - 0x347	0x346 0x347	TRIG10_TGT_SH	0x0000	Trigger Output Unit 10 Target Time in Seconds High-Word Register [31:16]
0x348 - 0x349	0x348 0x349	TRIG10_CFG_1	0x3C00	Trigger Output Unit 10 Configuration/Control Register1
0x34A - 0x34B	0x34A 0x34B	TRIG10_CFG_2	0x0000	Trigger Output Unit 10 Configuration/Control Register2
0x34C - 0x34D	0x34C 0x34D	TRIG10_CFG_3	0x0000	Trigger Output Unit 10 Configuration/Control Register3
0x34E - 0x34F	0x34E 0x34F	TRIG10_CFG_4	0x0000	Trigger Output Unit 10 Configuration/Control Register4
0x350 - 0x351	0x350 0x351	TRIG10_CFG_5	0x0000	Trigger Output Unit 10 Configuration/Control Register5
0x352 - 0x353	0x352 0x353	TRIG10_CFG_6	0x0000	Trigger Output Unit 10 Configuration/Control Register6

I/O Register Offset Location		Dogiota: Nama	Defend Value	Deceyintian
16-Bit	8-Bit	Register Name	Default Value	Description
0x354 - 0x355	0x354 0x355	TRIG10_CFG_7	0x0000	Trigger Output Unit 10 Configuration/Control Register7
0x356 - 0x357	0x356 0x357	TRIG10_CFG_8	0x0000	Trigger Output Unit 10 Configuration/Control Register8
0x358 – 0x35F	0x358 0x35F	Reserved (8-Bytes)	Don't Care	None
0x360 - 0x361	0x360 0x361	TRIG11_TGT_NSL	0x0000	Trigger Output Unit 11 Target Time in Nanoseconds Low-Word Register [15:0]
0x362 - 0x363	0x362 0x363	TRIG11_TGT_NSH	0x0000	Trigger Output Unit 11 Target Time in Nanoseconds High-Word Register [29:16]
0x364 - 0x365	0x364 0x365	TRIG11_TGT_SL	0x0000	Trigger Output Unit 11 Target Time in Seconds Low-Word Register [15:0]
0x366 - 0x367	0x366 0x367	TRIG11_TGT_SH	0x0000	Trigger Output Unit 11 Target Time in Seconds High-Word Register [31:16]
0x368 - 0x369	0x368 0x369	TRIG11_CFG_1	0x3C00	Trigger Output Unit 11 Configuration/Control Register1
0x36A - 0x36B	0x36A 0x36B	TRIG11_CFG_2	0x0000	Trigger Output Unit 11 Configuration/Control Register2
0x36C - 0x36D	0x36C 0x36D	TRIG11_CFG_3	0x0000	Trigger Output Unit 11 Configuration/Control Register3
0x36E - 0x36F	0x36E 0x36F	TRIG11_CFG_4	0x0000	Trigger Output Unit 11 Configuration/Control Register4
0x370 - 0x371	0x370 0x371	TRIG11_CFG_5	0x0000	Trigger Output Unit 11 Configuration/Control Register5
0x372 - 0x373	0x372 0x373	TRIG11_CFG_6	0x0000	Trigger Output Unit 11 Configuration/Control Register6
0x374 - 0x375	0x374 0x375	TRIG11_CFG_7	0x0000	Trigger Output Unit 11 Configuration/Control Register7
0x376 - 0x377	0x376 0x377	TRIG11_CFG_8	0x0000	Trigger Output Unit 11 Configuration/Control Register8
0x378 – 0x37F	0x378 0x37F	Reserved (8-Bytes)	Don't Care	None
0x380 - 0x381	0x380 0x381	TRIG12_TGT_NSL	0x0000	Trigger Output Unit 12 Target Time in Nanoseconds Low-Word Register [15:0]
0x382 - 0x383	0x382 0x383	TRIG12_TGT_NSH	0x0000	Trigger Output Unit 12 Target Time in Nanoseconds High-Word Register [29:16]

## Internal I/O Register Space Mapping for PTP Trigger Output (12 Units, 0x200 – 0x3FF) (Continued)

I/O Register Offset Location				
16-Bit	8-Bit	Register Name	Default Value	Description
0x384 - 0x385	0x384	TDICAS TOT O	00000	Trigger Output Unit 12 Target Time in Seconds
0x364 - 0x365	0x385	TRIG12_TGT_SL	0x0000	Low-Word Register [15:0]
0x386 - 0x387	0x386	TRIG12_TGT_SH	0x0000	Trigger Output Unit 12 Target Time in Seconds
0,000 0,007	0x387	11(1012_101_011	0,0000	High-Word Register [31:16]
0x388 - 0x389	0x388	TRIG12_CFG_1	0x3C00	Trigger Output Unit 12 Configuration/Control
0,000 0,000	0x389		UXUUUU	Register1
0x38A - 0x38B	0x38A	TRIG12_CFG_2	0x0000	Trigger Output Unit 12 Configuration/Control Register2
0,0071 0,000	0x38B			
0x38C - 0x38D	0x38C	TRIG12_CFG_3	0x0000	Trigger Output Unit 12 Configuration/Control Register3
	0x38D			
0x38E - 0x38F	0x38E	TRIG12_CFG_4	0x0000	Trigger Output Unit 12 Configuration/Control Register4
	0x38F			
0x390 - 0x391	0x390	TRIG12 CFG 5	0x0000	Trigger Output Unit 12 Configuration/Control
	0x391			Register5
0x392 - 0x393	0x392	TRIG12_CFG_6	0x0000	Trigger Output Unit 12 Configuration/Control Register6
	0x393			
0x394 - 0x395	0x394	TRIG12_CFG_7	0x0000	Trigger Output Unit 12 Configuration/Control Register7
	0x395			
0x396 - 0x397	0x396	TRIG12_CFG_8	0x0000	Trigger Output Unit 12 Configuration/Control Register8
5.1555 6.1661	0x397			
0x398 – 0x3FF	0x398	Reserved	Don't Care	None
5.1000 0.011	0x3FF	(104-Bytes)	Don't Oale	

## Internal I/O Register Space Mapping for PTP Event Timestamp Input (12 Units, 0x400 – 0x5FF)

I/O Register Offset Location		Davistas Nassa	Defend Value	Pagarintian .
16-Bit	8-Bit	Register Name	Default Value	Description
0x400 - 0x401	0x400	TS_RDY	0.0000	Timestamp Input Unit Boody Bogistor [11:0]
0x400 - 0x401	0x401	וט_גטז	0x0000	Timestamp Input Unit Ready Register [11:0]
0x402 - 0x403	0x402	TS_EN	0x0000	Timestamp Input Unit Enable Register [11:0]
0x402 - 0x403	0x403			
0x404 - 0x405	0x404	TS_SW_RST	0x0000	Timestamp Input Unit Software Reset Register [11:0]
0x404 - 0x405	0x405			
0x406 – 0x41F	0x406	Reserved	Don't Care	None
0X406 - 0X41F	0x41F	(26-Bytes)	Don't Care	None
0x420 – 0x421	0x420	TS1_STATUS	0x0000	Timestamp Input Unit 1 Status Register
	0x421			

# Internal I/O Register Space Mapping for PTP Event Timestamp Input (12 Units, 0x400 – 0x5FF) (Continued)

I/O Register Offset Location		Doubleto N.	Defecti Valor	Provincia
16-Bit	8-Bit	Register Name	Default Value	Description
0x422 – 0x423	0x422 0x423	TS1_CFG	0x0000	Timestamp Input Unit 1 Configuration/Control Register
0x424 – 0x425	0x424 0x425	TS1_SMPL1_NSL	0x0000	Timestamp Unit 1 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x426 – 0x427	0x426 0x427	TS1_SMPL1_NSH	0x0000	Timestamp Unit 1 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x428 – 0x429	0x428 0x429	TS1_SMPL1_SL	0x0000	Timestamp Unit 1 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x42A – 0x42B	0x42A 0x42B	TS1_SMPL1_SH	0x0000	Timestamp Unit 1 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x42C – 0x42D	0x42C 0x42D	TS1_SMPL1_SUB_NS	0x0000	Timestamp Unit 1 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x42E - 0x433	0x42E 0x433	Reserved (6-Bytes)	Don't Care	None
0x434 – 0x435	0x434 0x435	TS1_SMPL2_NSL	0x0000	Timestamp Unit 1 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x436 – 0x437	0x436 0x437	TS1_SMPL2_NSH	0x0000	Timestamp Unit 1 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x438 – 0x439	0x438 0x439	TS1_SMPL2_SL	0x0000	Timestamp Unit 1 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x43A – 0x43B	0x43A 0x43B	TS1_SMPL2_SH	0x0000	Timestamp Unit 1 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x43C – 0x43D	0x43C 0x43D	TS1_SMPL2_SUB_NS	0x0000	Timestamp Unit 1 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x43E – 0x43F	0x43E 0x43F	Reserved	Don't Care	None
0x440 – 0x441	0x440 0x441	TS2_STATUS	0x0000	Timestamp Input Unit 2 Status Register
0x442 – 0x443	0x442 0x443	TS2_CFG	0x0000	Timestamp Input Unit 2 Configuration/Control Register
0x444 – 0x445	0x444 0x445	TS2_SMPL1_NSL	0x0000	Timestamp Unit 2 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x446 – 0x447	0x446 0x447	TS2_SMPL1_NSH	0x0000	Timestamp Unit 2 Input Sample Time (1st) in Nanoseconds High-Word Register [29:16]
0x448 – 0x449	0x448 0x449	TS2_SMPL1_SL	0x0000	Timestamp Unit 2 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]

I/O Register Offset Location		Degister Name	Default Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x44A – 0x44B	0x44A 0x44B	TS2_SMPL1_SH	0x0000	Timestamp Unit 2 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x44C – 0x44D	0x44C 0x44D	TS2_SMPL1_SUB_NS	0x0000	Timestamp Unit 2 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x44E - 0x453	0x44E 0x453	Reserved (6-Bytes)	Don't Care	None
0x454 – 0x455	0x454 0x455	TS2_SMPL2_NSL	0x0000	Timestamp Unit 2 Input Sample Time (2nd) in Nanoseconds Low–Word Register [15:0]
0x456 – 0x457	0x456 0x457	TS2_SMPL2_NSH	0x0000	Timestamp Unit 2 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x458 – 0x459	0x458 0x459	TS2_SMP2_SL	0x0000	Timestamp Unit 2 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x45A – 0x45B	0x45A 0x45B	TS2_SMPL2_SH	0x0000	Timestamp Unit 2 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x45C – 0x45D	0x45C 0x45D	TS2_SMPL2_SUB_NS	0x0000	Timestamp Unit 2 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x45E – 0x45F	0x45E 0x45F	Reserved	Don't Care	None
0x460 – 0x461	0x460 0x461	TS3_STATUS	0x0000	Timestamp Input Unit 3 Status Register
0x462 – 0x463	0x462 0x463	TS3_CFG	0x0000	Timestamp Input Unit 3 Configuration/Control Register
0x464 – 0x465	0x464 0x465	TS3_SMPL1_NSL	0x0000	Timestamp Unit 3 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x466 – 0x467	0x466 0x467	TS3_SMPL1_NSH	0x0000	Timestamp Unit 3 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x468 – 0x469	0x468 0x469	TS3_SMPL1_SL	0x0000	Timestamp Unit 3 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x46A – 0x46B	0x46A 0x46B	TS3_SMPL1_SH	0x0000	Timestamp Unit 3 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x46C - 0x46D	0x46C 0x46D	TS3_SMPL1_SUB_NS	0x0000	Timestamp Unit 3 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x46E - 0x473	0x46E 0x473	Reserved (6-Bytes)	Don't Care	None
0x474 – 0x475	0x474 0x475	TS3_SMPL2_NSL	0x0000	Timestamp Unit 3 Input Sample Time (2nd) in Nanoseconds Low–Word Register [15:0]
0x476 – 0x477	0x476 0x477	TS3_SMPL2_NSH	0x0000	Timestamp Unit 3 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]

I/O Register Offset Location		D. H. H.	Defe 1937	
16-Bit	8-Bit	Register Name	Default Value	Description
0x478 – 0x479	0x478 0x479	TS3_SMP2_SL	0x0000	Timestamp Unit 3 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x47A – 0x47B	0x47A 0x47B	TS3_SMPL2_SH	0x0000	Timestamp Unit 3 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x47C – 0x47D	0x47C 0x47D	TS3_SMPL2_SUB_NS	0x0000	Timestamp Unit 3 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x47E – 0x47F	0x47E 0x47F	Reserved	Don't Care	None
0x480 – 0x481	0x480 0x481	TS4_STATUS	0x0000	Timestamp Input Unit 4 Status Register
0x482 – 0x483	0x482 0x483	TS4_CFG	0x0000	Timestamp Input Unit 4 Configuration/Control Register
0x484 – 0x485	0x484 0x485	TS4_SMPL1_NSL	0x0000	Timestamp Unit 4 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x486 – 0x487	0x486 0x487	TS4_SMPL1_NSH	0x0000	Timestamp Unit 4 Input Sample Time (1st) in Nanoseconds High-Word Register [29:16]
0x488 – 0x489	0x488 0x489	TS4_SMPL1_SL	0x0000	Timestamp Unit 4 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x48A – 0x48B	0x48A 0x48B	TS4_SMPL1_SH	0x0000	Timestamp Unit 4 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x48C - 0x48D	0x48C 0x48D	TS4_SMPL1_SUB_NS	0x0000	Timestamp Unit 4 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x48E - 0x493	0x48E 0x493	Reserved (6-Bytes)	Don't Care	None
0x494 – 0x495	0x494 0x495	TS4_SMPL2_NSL	0x0000	Timestamp Unit 4 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x496 – 0x497	0x496 0x497	TS4_SMPL2_NSH	0x0000	Timestamp Unit 4 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x498 – 0x499	0x498 0x499	TS4_SMP2_SL	0x0000	Timestamp Unit 4 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x49A – 0x49B	0x49A 0x49B	TS4_SMPL2_SH	0x0000	Timestamp Unit 4 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x49C - 0x49D	0x49C 0x49D	TS4_SMPL2_SUB_NS	0x0000	Timestamp Unit 4 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x49E - 0x49F	0x49E 0x49F	Reserved	Don't Care	None
0x4A0 - 0x4A1	0x4A0 0x4A1	TS5_STATUS	0x0000	Timestamp Input Unit 5 Status Register

I/O Register Offset Location		De nieten Neue	Default Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x4A2 – 0x4A3	0x4A2 0x4A3	TS5_CFG	0x0000	Timestamp Input Unit 5 Configuration/Control Register
0x4A4 – 0x4A5	0x4A4 0x4A5	TS5_SMPL1_NSL	0x0000	Timestamp Unit 5 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x4A6 – 0x4A7	0x4A6 0x4A7	TS5_SMPL1_NSH	0x0000	Timestamp Unit 5 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x4A8 – 0x4A9	0x4A8 0x4A9	TS5_SMPL1_SL	0x0000	Timestamp Unit 5 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x4AA – 0x4AB	0x4AA 0x4AB	TS5_SMPL1_SH	0x0000	Timestamp Unit 5 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x4AC - 0x4AD	0x4AC 0x4AD	TS5_SMPL1_SUB_NS	0x0000	Timestamp Unit 5 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x4AE - 0x4B3	0x4AE 0x4B3	Reserved (6-Bytes)	Don't Care	None
0x4B4 – 0x4B5	0x4B4 0x4B5	TS5_SMPL2_NSL	0x0000	Timestamp Unit 5 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x4B6 – 0x4B7	0x4B6 0x4B7	TS5_SMPL2_NSH	0x0000	Timestamp Unit 5 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x4B8 – 0x4B9	0x4B8 0x4B9	TS5_SMP2_SL	0x0000	Timestamp Unit 5 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x4BA – 0x4BB	0x4BA 0x4BB	TS5_SMPL2_SH	0x0000	Timestamp Unit 5 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x4BC - 0x4BD	0x4BC 0x4BD	TS5_SMPL2_SUB_NS	0x0000	Timestamp Unit 5 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x4BE – 0x4BF	0x4BE 0x4BF	Reserved	Don't Care	None
0x4C0 - 0x4C1	0x4C0 0x4C1	TS6_STATUS	0x0000	Timestamp Input Unit 6 Status Register
0x4C2 - 0x4C3	0x4C2 0x4C3	TS6_CFG	0x0000	Timestamp Input Unit 6 Configuration/Control Register
0x4C4 - 0x4C5	0x4C4 0x4C5	TS6_SMPL1_NSL	0x0000	Timestamp Unit 6 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x4C6 - 0x4C7	0x4C6 0x4C7	TS6_SMPL1_NSH	0x0000	Timestamp Unit 6 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x4C8 - 0x4C9	0x4C8 0x4C9	TS6_SMPL1_SL	0x0000	Timestamp Unit 6 Input Sample Time (1st) in Seconds Low-Word Register [15:0]
0x4CA - 0x4CB	0x4CA 0x4CB	TS6_SMPL1_SH	0x0000	Timestamp Unit 6 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]

I/O Register Offset Location		Destate Messa	B. C. K.V.I.	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x4CC - 0x4CD	0x4CC 0x4CD	TS6_SMPL1_SUB_NS	0x0000	Timestamp Unit 6 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x4CE - 0x4D3	0x4CE 0x4D3	Reserved (6-Bytes)	Don't Care	None
0x4D4 – 0x4D5	0x4D4 0x4D5	TS6_SMPL2_NSL	0x0000	Timestamp Unit 6 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x4D6 – 0x4D7	0x4D6 0x4D7	TS6_SMPL2_NSH	0x0000	Timestamp Unit 6 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x4D8 – 0x4D9	0x4D8 0x4D9	TS6_SMP2_SL	0x0000	Timestamp Unit 6 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x4DA – 0x4DB	0x4DA 0x4DB	TS6_SMPL2_SH	0x0000	Timestamp Unit 6 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x4DC – 0x4DD	0x4DC 0x4DD	TS6_SMPL2_SUB_NS	0x0000	Timestamp Unit 6 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x4DE – 0x4DF	0x4DE 0x4DF	Reserved	Don't Care	None
0x4E0 - 0x4E1	0x4E0 0x4E1	TS7_STATUS	0x0000	Timestamp Input Unit 7 Status Register
0x4E2 - 0x4E3	0x4E2 0x4E3	TS7_CFG	0x0000	Timestamp Input Unit 7 Configuration/Control Register
0x4E4 – 0x4E5	0x4E4 0x4E5	TS7_SMPL1_NSL	0x0000	Timestamp Unit 7 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x4E6 – 0x4E7	0x4E6 0x4E7	TS7_SMPL1_NSH	0x0000	Timestamp Unit 7 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x4E8 – 0x4E9	0x4E8 0x4E9	TS7_SMPL1_SL	0x0000	Timestamp Unit 7 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x4EA – 0x4EB	0x4EA 0x4EB	TS7_SMPL1_SH	0x0000	Timestamp Unit 7 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x4EC - 0x4ED	0x4EC 0x4ED	TS7_SMPL1_SUB_NS	0x0000	Timestamp Unit 7 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x4EE - 0x4F3	0x4EE 0x4F3	Reserved (6-Bytes	Don't Care	None
0x4F4 – 0x4F5	0x4F4 0x4F5	TS7_SMPL2_NSL	0x0000	Timestamp Unit 7 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x4F6 – 0x4F7	0x4F6 0x4F7	TS7_SMPL2_NSH	0x0000	Timestamp Unit 7 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]

I/O Register Offse	et Location	Degister Name	Defects Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x4F8 – 0x4F9	0x4F8 0x4F9	TS7_SMP2_SL	0x0000	Timestamp Unit 7 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x4FA – 0x4FB	0x4FA 0x4FB	TS7_SMPL2_SH	0x0000	Timestamp Unit 7 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x4FC – 0x4FD	0x4FC 0x4FD	TS7_SMPL2_SUB_NS	0x0000	Timestamp Unit 7 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x4FE – 0x4FF	0x4FE 0x4FF	Reserved	Don't Care	None
0x500 – 0x501	0x500 0x501	TS8_STATUS	0x0000	Timestamp Input Unit 8 Status Register
0x502 – 0x503	0x502 0x503	TS8_CFG	0x0000	Timestamp Input Unit 8 Configuration/Control Register
0x504 – 0x505	0x504 0x505	TS8_SMPL1_NSL	0x0000	Timestamp Unit 8 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x506 – 0x507	0x506 0x507	TS8_SMPL1_NSH	0x0000	Timestamp Unit 8 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x508 – 0x509	0x508 0x509	TS8_SMPL1_SL	0x0000	Timestamp Unit 8 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x50A – 0x50B	0x50A 0x50B	TS8_SMPL1_SH	0x0000	Timestamp Unit 8 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x50C – 0x50D	0x50C 0x50D	TS8_SMPL1_SUB_NS	0x0000	Timestamp Unit 8 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x50E - 0x513	0x50E 0x513	Reserved (6-Bytes)	Don't Care	None
0x514 – 0x515	0x514 0x515	TS8_SMPL2_NSL	0x0000	Timestamp Unit 8 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x516 – 0x517	0x516 0x517	TS8_SMPL2_NSH	0x0000	Timestamp Unit 8 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x518 – 0x519	0x518 0x519	TS8_SMP2_SL	0x0000	Timestamp Unit 8 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x51A – 0x51B	0x51A 0x51B	TS8_SMPL2_SH	0x0000	Timestamp Unit 8 Input Sample Time (2nd) in Seconds High–Word Register [31:16]
0x51C – 0x51D	0x51C 0x51D	TS8_SMPL2_SUB_NS	0x0000	Timestamp Unit 8 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x51E – 0x51F	0x51E 0x51F	Reserved	Don't Care	None

I/O Register Offset Location		Davidson No. 11	Defectly Value	B
16-Bit	8-Bit	Register Name	Default Value	Description
0x520 - 0x521	0x520	TS9_STATUS	0x0000	Timestamp Input Unit 9 Status Register
0x522 – 0x523	0x521 0x522 0x523	TS9_CFG	0x0000	Timestamp Input Unit 9 Configuration/Control Register
0x524 – 0x525	0x524 0x525	TS9_SMPL1_NSL	0x0000	Timestamp Unit 9 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x526 – 0x527	0x526 0x527	TS9_SMPL1_NSH	0x0000	Timestamp Unit 9 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x528 – 0x529	0x528 0x529	TS9_SMPL1_SL	0x0000	Timestamp Unit 9 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x52A – 0x52B	0x52A 0x52B	TS9_SMPL1_SH	0x0000	Timestamp Unit 9 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x52C – 0x52D	0x52C 0x52D	TS9_SMPL1_SUB_NS	0x0000	Timestamp Unit 9 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x52E – 0x533	0x52E 0x533	Reserved (6-Bytes)	Don't Care	None
0x534 – 0x535	0x534 0x535	TS9_SMPL2_NSL	0x0000	Timestamp Unit 9 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x536 – 0x537	0x536 0x537	TS9_SMPL2_NSH	0x0000	Timestamp Unit 9 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x538 – 0x539	0x538 0x539	TS9_SMP2_SL	0x0000	Timestamp Unit 9 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x53A – 0x53B	0x53A 0x53B	TS9_SMPL2_SH	0x0000	Timestamp Unit 9 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x53C – 0x53D	0x53C 0x53D	TS9_SMPL2_SUB_NS	0x0000	Timestamp Unit 9 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x53E – 0x53F	0x53E 0x53F	Reserved	Don't Care	None
0x540 – 0x541	0x540 0x541	TS10_STATUS	0x0000	Timestamp Input Unit 10 Status Register
0x542 – 0x543	0x542 0x543	TS10_CFG	0x0000	Timestamp Input Unit 10 Configuration/Control Register
0x544 – 0x545	0x544 0x545	TS10_SMPL1_NSL	0x0000	Timestamp Unit 10 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x546 – 0x547	0x546 0x547	TS10_SMPL1_NSH	0x0000	Timestamp Unit 10 Input Sample Time (1st) in Nanoseconds High-Word Register [29:16]

I/O Register Offset Location		Danista Nama	Default Value	Paradiation.
16-Bit	8-Bit	Register Name	Default Value	Description
0x548 – 0x549	0x548 0x549	TS10_SMPL1_SL	0x0000	Timestamp Unit 10 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x54A – 0x54B	0x54A 0x54B	TS10_SMPL1_SH	0x0000	Timestamp Unit 10 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x54C – 0x54D	0x54C 0x54D	TS10_SMPL1_SUB_NS	0x0000	Timestamp Unit 10 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x54E - 0x553	0x54E 0x553	Reserved (6-Bytes)	Don't Care	None
0x554 – 0x555	0x554 0x555	TS10_SMPL2_NSL	0x0000	Timestamp Unit 10 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x556 – 0x557	0x556 0x557	TS10_SMPL2_NSH	0x0000	Timestamp Unit 10 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x558 – 0x559	0x558 0x559	TS10_SMP2_SL	0x0000	Timestamp Unit 10 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x55A – 0x55B	0x55A 0x55B	TS10_SMPL2_SH	0x0000	Timestamp Unit 10 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x55C – 0x55D	0x55C 0x55D	TS10_SMPL2_SUB_NS	0x0000	Timestamp Unit 10 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x55E – 0x55F	0x55E 0x55F	Reserved	Don't Care	None
0x560 – 0x561	0x560 0x561	TS11_STATUS	0x0000	Timestamp Input Unit 11 Status Register
0x562 – 0x563	0x562 0x563	TS11_CFG	0x0000	Timestamp Input Unit 11 Configuration/Control Register
0x564 – 0x565	0x564 0x565	TS11_SMPL1_NSL	0x0000	Timestamp Unit 11 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x566 – 0x567	0x566 0x567	TS11_SMPL1_NSH	0x0000	Timestamp Unit 11 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x568 – 0x569	0x568 0x569	TS11_SMPL1_SL	0x0000	Timestamp Unit 11 Input Sample Time (1 <sup>st</sup> ) in Seconds Low–Word Register [15:0]
0x56A – 0x56B	0x56A 0x56B	TS11_SMPL1_SH	0x0000	Timestamp Unit 11 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x56C – 0x56D	0x56C 0x56D	TS11_SMPL1_SUB_NS	0x0000	Timestamp Unit 11 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x56E - 0x573	0x56E 0x573	Reserved (6-Bytes)	Don't Care	None

I/O Register Offset Location		Pagiotar Nama	Default Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x574 – 0x575	0x574 0x575	TS11_SMPL2_NSL	0x0000	Timestamp Unit 11 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x576 – 0x577	0x576 0x577	TS11_SMPL2_NSH	0x0000	Timestamp Unit 11 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x578 – 0x579	0x578 0x579	TS11_SMP2_SL	0x0000	Timestamp Unit 11 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x57A – 0x57B	0x57A 0x57B	TS11_SMPL2_SH	0x0000	Timestamp Unit 11 Input Sample Time (2nd) in Seconds High-Word Register [31:16]
0x57C – 0x57D	0x57C 0x57D	TS11_SMPL2_SUB_NS	0x0000	Timestamp Unit 11 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x57E – 0x57F	0x57E 0x57F	Reserved	Don't Care	None
0x580 – 0x581	0x580 0x581	TS12_STATUS	0x0000	Timestamp Input Unit 12 Status Register
0x582 – 0x583	0x582 0x583	TS12_CFG	0x0000	Timestamp Input Unit 12 Configuration/Control Register
0x584 – 0x585	0x584 0x585	TS12_SMPL1_NSL	0x0000	Timestamp Unit 12 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds Low-Word Register [15:0]
0x586 – 0x587	0x586 0x587	TS12_SMPL1_NSH	0x0000	Timestamp Unit 12 Input Sample Time (1 <sup>st</sup> ) in Nanoseconds High-Word Register [29:16]
0x588 – 0x589	0x588 0x589	TS12_SMPL1_SL	0x0000	Timestamp Unit 12 Input Sample Time (1 <sup>st</sup> ) in Seconds Low-Word Register [15:0]
0x58A – 0x58B	0x58A 0x58B	TS12_SMPL1_SH	0x0000	Timestamp Unit 12 Input Sample Time (1 <sup>st</sup> ) in Seconds High-Word Register [31:16]
0x58C – 0x58D	0x58C 0x58D	TS12_SMPL1_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (1 <sup>st</sup> ) in Sub-Nanoseconds Register [2:0]
0x58E – 0x593	0x58E 0x593	Reserved (6-Bytes)	Don't Care	None
0x594 – 0x595	0x594 0x595	TS12_SMPL2_NSL	0x0000	Timestamp Unit 12 Input Sample Time (2nd) in Nanoseconds Low-Word Register [15:0]
0x596 – 0x597	0x596 0x597	TS12_SMPL2_NSH	0x0000	Timestamp Unit 12 Input Sample Time (2nd) in Nanoseconds High-Word Register [29:16]
0x598 – 0x599	0x598 0x599	TS12_SMP2_SL	0x0000	Timestamp Unit 12 Input Sample Time (2nd) in Seconds Low-Word Register [15:0]
0x59A – 0x59B	0x59A 0x59B	TS12_SMPL2_SH	0x0000	Timestamp Unit 12 Input Sample Time (2nd) in Seconds High-Word Register [31:16]

I/O Register Offset Location		Degister Name	Default Value	Description
16-Bit	8-Bit	Register Name	Default value	Description
0x59C – 0x59D	0x59C 0x59D	TS12_SMPL2_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (2nd) in Sub-Nanoseconds Register [2:0]
0x59E – 0x5A3	0x59E 0x5A3	Reserved (6-Bytes)	Don't Care	None
0x5A4 – 0x5A5	0x5A4 0x5A5	TS12_SMPL3_NSL	0x0000	Timestamp Unit 12 Input Sample Time (3rd) in Nanoseconds Low-Word Register [15:0]
0x5A6 – 0x5A7	0x5A6 0x5A7	TS12_SMPL3_NSH	0x0000	Timestamp Unit 12 Input Sample Time (3rd) in Nanoseconds High-Word Register [29:16]
0x5A8 – 0x5A9	0x5A8 0x5A9	TS12_SMPL3_SL	0x0000	Timestamp Unit 12 Input Sample Time (3rd) in Seconds Low-Word Register [15:0]
0x5AA – 0x5AB	0x5AA 0x5AB	TS12_SMPL3_SH	0x0000	Timestamp Unit 12 Input Sample Time (3rd) in Seconds High-Word Register [31:16]
0x5AC – 0x5AD	0x5AC 0x5AD	TS12_SMPL3_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (3rd) in Sub-Nanoseconds Register [2:0]
0x5AE – 0x5B3	0x5AE 0x5B3	Reserved (6-Bytes)	Don't Care	None
0x5B4 – 0x5B5	0x5B4 0x5B5	TS12_SMPL4_NSL	0x0000	Timestamp Unit 12 Input Sample Time (4th) in Nanoseconds Low-Word Register [15:0]
0x5B6 – 0x5B7	0x5B6 0x5B7	TS12_SMPL4_NSH	0x0000	Timestamp Unit 12 Input Sample Time (4th) in Nanoseconds High-Word Register [29:16]
0x5B8 – 0x5B9	0x5B8 0x5B9	TS12_SMPL4_SL	0x0000	Timestamp Unit 12 Input Sample Time (4th) in Seconds Low-Word Register [15:0]
0x5BA – 0x5BB	0x5BA 0x5BB	TS12_SMPL4_SH	0x0000	Timestamp Unit 12 Input Sample Time (4th) in Seconds High-Word Register [31:16]
0x5BC - 0x5BD	0x5BC 0x5BD	TS12_SMPL4_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (4th) in Sub-Nanoseconds Register [2:0]
0x5BE - 0x5C3	0x5BE 0x5C3	Reserved (6-Bytes)	Don't Care	None
0x5C4 - 0x5C5	0x5C4 0x5C5	TS12_SMPL5_NSL	0x0000	Timestamp Unit 12 Input Sample Time (5th) in Nanoseconds Low-Word Register [15:0]
0x5C6 – 0x5C7	0x5C6 0x5C7	TS12_SMPL5_NSH	0x0000	Timestamp Unit 12 Input Sample Time (5th) in Nanoseconds High-Word Register [29:16]
0x5C8 - 0x5C9	0x5C8 0x5C9	TS12_SMPL5_SL	0x0000	Timestamp Unit 12 Input Sample Time (5th) in Seconds Low-Word Register [15:0]
0x5CA - 0x5CB	0x5CA 0x5CB	TS12_SMPL5_SH	0x0000	Timestamp Unit 12 Input Sample Time (5th) in Seconds High-Word Register [31:16]
0x5CC - 0x5CD	0x5CC 0x5CD	TS12_SMPL5_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (5th) in Sub-Nanoseconds Register [2:0]

I/O Register Offset Location		Degister Name	Default Value	Description
16-Bit	8-Bit	Register Name	Default Value	Description
0x5CE - 0x5D3	0x5CE 0x5D3	Reserved (6-Bytes)	Don't Care	None
0x5D4 – 0x5D5	0x5D4 0x5D5	TS12_SMPL6_NSL	0x0000	Timestamp Unit 12 Input Sample Time (6th) in Nanoseconds Low-Word Register [15:0]
0x5D6 – 0x5D7	0x5D6 0x5D7	TS12_SMPL6_NSH	0x0000	Timestamp Unit 12 Input Sample Time (6th) in Nanoseconds High-Word Register [29:16]
0x5D8 – 0x5D9	0x5D8 0x5D9	TS12_SMPL6_SL	0x0000	Timestamp Unit 12 Input Sample Time (6th) in Seconds Low-Word Register [15:0]
0x5DA – 0x5DB	0x5DA 0x5DB	TS12_SMPL6_SH	0x0000	Timestamp Unit 12 Input Sample Time (6th) in Seconds High-Word Register [31:16]
0x5DC - 0x5DD	0x5DC 0x5DD	TS12_SMPL6_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (6th) in Sub-Nanoseconds Register [2:0]
0x5DE - 0x5E3	0x5DE 0x5E3	Reserved (6-Bytes)	Don't Care	None
0x5E4 - 0x5E5	0x5E4 0x5E5	TS12_SMPL7_NSL	0x0000	Timestamp Unit 12 Input Sample Time (7th) in Nanoseconds Low-Word Register [15:0]
0x5E6 – 0x5E7	0x5E6 0x5E7	TS12_SMPL7_NSH	0x0000	Timestamp Unit 12 Input Sample Time (7th) in Nanoseconds High-Word Register [29:16]
0x5E8 - 0x5E9	0x5E8 0x5E9	TS12_SMPL7_SL	0x0000	Timestamp Unit 12 Input Sample Time (7th) in Seconds Low-Word Register [15:0]
0x5EA – 0x5EB	0x5EA 0x5EB	TS12_SMPL7_SH	0x0000	Timestamp Unit 12 Input Sample Time (7th) in Seconds High-Word Register [31:16]
0x5EC - 0x5ED	0x5EC 0x5ED	TS12_SMPL7_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (7th) in Sub-Nanoseconds Register [2:0]
0x5EE - 0x5F3	0x5EE 0x5F3	Reserved (6-Bytes)	Don't Care	None
0x5F4 – 0x5F5	0x5F4 0x5F5	TS12_SMPL8_NSL	0x0000	Timestamp Unit 12 Input Sample Time (8th) in Nanoseconds Low-Word Register [15:0]
0x5F6 – 0x5F7	0x5F6 0x5F7	TS12_SMPL8_NSH	0x0000	Timestamp Unit 12 Input Sample Time (8th) in Nanoseconds High-Word Register [29:16]
0x5F8 – 0x5F9	0x5F8 0x5F9	TS12_SMPL8_SL	0x0000	Timestamp Unit 12 Input Sample Time (8th) in Seconds Low-Word Register [15:0]
0x5FA – 0x5FB	0x5FA 0x5FB	TS12_SMPL8_SH	0x0000	Timestamp Unit 12 Input Sample Time (8th) in Seconds High-Word Register [31:16]
0x5FC – 0x5FD	0x5FC 0x5FD	TS12_SMPL8_SUB_NS	0x0000	Timestamp Unit 12 Input Sample Time (8th) in Sub-Nanoseconds Register [2:0]
0x5FE - 0x5FF	0x5FE 0x5FF	Reserved	Don't Care	None

## Internal I/O Register Space Mapping for PTP 1588 Clock and Global Control (0x600 – 0x7FF)

I/O Register Offs	et Location	Devictor Nove	Defect Value	Barantatian
16-Bit	8-Bit	Register Name	Default Value	Description
0x600 – 0x601	0x600 0x601	PTP_CLK_CTL	0x0002	PTP Clock Control Register [6:0]
0x602 – 0x603	0x602 0x603	Reserved (2-Bytes)	Don't Care	None
0x604 – 0x605	0x604 0x605	PTP_RTC_NSL	0x0000	PTP Real Time Clock in Nanoseconds Low-Word Register [15:0]
0x606 – 0x607	0x606 0x607	PTP_RTC_NSH	0x0000	PTP Real Time Clock in Nanoseconds High-Word Register [31:16]
0x608 - 0x609	0x608 0x609	PTP_RTC_SL	0x0000	PTP Real Time Clock in Seconds Low-Word Register [15:0]
0x60A – 0x60B	0x60A 0x60B	PTP_RTC_SH	0x0000	PTP Real Time Clock in Seconds High-Word Register [31:16]
0x60C - 0x60D	0x60C 0x60D	PTP_RTC_PHASE	0x0000	PTP Real Time Clock in Phase Register [2:0]
0x60E – 0x60F	0x60E 0x60F	Reserved (2-Bytes)	Don't Care	None
0x610 – 0x611	0x610 0x611	PTP_SNS_RATE_L	0x0000	PTP Sub-Nanosecond Rate Low-Word Register [15:0]
0x612 – 0x613	0x612 0x613	PTP_SNS_RATE_H	0x0000	PTP Sub-Nanosecond Rate High-Word [29:16] and Configuration Register
0x614 – 0x615	0x614 0x615	PTP_TEMP_ADJ_DURA_L	0x0000	PTP Temporary Adjustment Mode Duration Low-Word Register [15:0]
0x616 – 0x617	0x616 0x617	PTP_TEMP_ADJ_DURA_H	0x0000	PTP Temporary Adjustment Mode Duration High-Word Register [31:16]
0x618 – 0x61F	0x618 0x61F	Reserved (8-Bytes)	Don't Care	None
0x620 – 0x621	0x620 0x621	PTP_MSG_CFG_1	0x0059	PTP Message Configuration 1 Register [7:0]
0x622 - 0x623	0x622 0x623	PTP_MSG_CFG_2	0x0404	PTP Message Configuration 2 Register [10:0]
0x624 – 0x625	0x624 0x625	PTP_DOMAIN_VER	0x0200	PTP Domain and Version Register [11:0]
0x626 – 0x63F	0x626 0x63F	Reserved (26-Bytes)	Don't Care	None
0x640 - 0x641	0x640 0x641	PTP_P1_RX_ LATENCY	0x019F	PTP Port 1 Receive Latency Register [15:0]

## Internal I/O Register Space Mapping for PTP 1588 Clock and Global Control (0x600 – 0x7FF) (Continued)

I/O Register Offs	et Location	Dominton Name	Default Value	Description.
16-Bit	8-Bit	Register Name	Default Value	Description
0x642 – 0x643	0x642 0x643	PTP_P1_TX_ LATENCY	0x002D	PTP Port 1 Transmit Latency Register [15:0]
0x644 – 0x645	0x644 0x645	PTP_P1_ASYM_COR	0x0000	PTP Port 1 Asymmetry Correction Register [15:0]
0x646 – 0x647	0x646 0x647	PTP_P1_LINK_DLY	0x0000	PTP Port 1 Link Delay Register [15:0]
0x648 – 0x649	0x648 0x649	P1_XDLY_REQ_TSL	0x0000	PTP Port 1 Egress Timestamp Low–Word for Pdelay_REQ and Delay_REQ Frames Register [15:0]
0x64A – 0x64B	0x64A 0x64B	P1_XDLY_REQ_TSH	0x0000	PTP Port 1 Egress Timestamp High–Word for Pdelay_REQ and Delay_REQ Frames Register [31:16]
0x64C – 0x64D	0x64C 0x64D	P1_SYNC_TSL	0x0000	PTP Port 1 Egress Timestamp Low–Word for SYNC Frame Register [15:0]
0x64E – 0x64F	0x64E 0x64F	P1_SYNC_TSH	0x0000	PTP Port 1 Egress Timestamp High-Word for SYNC Frame Register [31:16]
0x650 – 0x651	0x650 0x651	P1_PDLY_RESP_TSL	0x0000	PTP Port 1 Egress Timestamp Low–Word for Pdelay_resp Frame Register [15:0]
0x652 – 0x653	0x652 0x653	P1_PDLY_RESP_TSH	0x0000	PTP Port 1 Egress Timestamp High-Word for Pdelay_resp Frame Register [31:16]
0x654 – 0x65F	0x654 0x65F	Reserved (12-Bytes)	Don't Care	None
0x660 – 0x661	0x660 0x661	PTP_P2_RX_LATENCY	0x019F	PTP Port 2 Receive Latency Register [15:0]
0x662 – 0x663	0x662 0x663	PTP_P2_TX_ LATENCY	0x002D	PTP Port 2 Transmit Latency Register [15:0]
0x664 – 0x665	0x664 0x665	PTP_P2_ASYM_COR	0x0000	PTP Port 2 Asymmetry Correction Register [15:0]
0x666 – 0x667	0x666 0x667	PTP_P2_LINK_DLY	0x0000	PTP Port 2 Link Delay Register [15:0]
0x668 – 0x669	0x668 0x669	P2_XDLY_REQ_TSL	0x0000	PTP Port 2 Egress Timestamp Low–Word for Pdelay_REQ and Delay_REQ Frames Register [15:0]
0x66A – 0x66B	0x66A 0x66B	P2_XDLY_REQ_TSH	0x0000	PTP Port 2 Egress Timestamp High-Word for Pdelay_REQ and Delay_REQ Frames Register [31:16]
0x66C – 0x66D	0x66C 0x66D	P2_SYNC_TSL	0x0000	PTP Port 2 Egress Timestamp Low–Word for SYNC Frame Register [15:0]

## Internal I/O Register Space Mapping for PTP 1588 Clock and Global Control (0x600 – 0x7FF) (Continued)

I/O Register Offset Location		Desister Name Defe 1994		Description	
16-Bit	8-Bit	Register Name	Default Value	Description	
0x66E – 0x66F	0x66E 0x66F	P2_SYNC_TSH	0x0000	PTP Port 2 Egress Timestamp High-Word for SYNC Frame Register [31:16]	
0x670 – 0x671	0x670 0x671	P2_PDLY_RESP_TSL	0x0000	PTP Port 2 Egress Timestamp Low–Word for Pdelay_resp Frame Register [15:0]	
0x672 – 0x673	0x672 0x673	P2_PDLY_RESP_TSH	0x0000	PTP Port 2 Egress Timestamp High-Word for Pdelay_resp Frame Register [31:16]	
0x674 – 0x67F	0x674 0x67F	Reserved (12-Bytes)	Don't Care	None	
0x680 – 0x681	0x680 0x681	GPIO_MONITOR	0x0000	PTP GPIO Monitor Register [11:0]	
0x682 – 0x683	0x682 0x683	GPIO_OEN	0x0000	PTP GPIO Output Enable Register [11:0]	
0x684 – 0x687	0x686 0x687	Reserved (4-Bytes)	Don't Care	None	
0x688 – 0x689	0x688 0x689	PTP_TRIG_IS	0x0000	PTP Trigger Unit Interrupt Status Register	
0x68A – 0x68B	0x68A 0x68B	PTP_TRIG_IE	0x0000	PTP Trigger Unit Interrupt Enable Register	
0x68C – 0x68D	0x68C 0x68D	PTP_TS_IS	0x0000	PTP Timestamp Unit Interrupt Status Register	
0x68E – 0x68F	0x68E 0x68F	PTP_TS_IE	0x0000	PTP Timestamp Unit Interrupt Enable Register	
0x690 – 0x733	0x690 0x733	Reserved (164-Bytes)	Don't Care	None	
0x734 – 0x735	0x734 0x735	DSP_CNTRL_6	0x3020	DSP Control 6 Register	
0x736 – 0x747	0x736 0x747	Reserved (18-Bytes)	Don't Care	None	
0x748 – 0x749	0x748 0x749	ANA_CNTRL_1	0x0000	Analog Control 1 Register	
0x74A – 0x74B	0x74A 0x74B	Reserved (2-Bytes)	Don't Care	None	
0x74C – 0x74D	0x74C 0x74D	ANA_CNTRL_3	0x0000	Analog Control 3 Register	
0x74E – 0x7FF	0x74E 0x7FF	Reserved (178-Bytes)	Don't Care	None	

### **Register Bit Definitions**

The section provides details of the bit definitions for the registers summarized in the previous section. Writing to a bit or register defined as reserved could potentially cause unpredictable results. If it is necessary to write to registers which contain both writable and reserved bits in the same register, the user should first read back the reserved bits (RO or RW), then "OR" the desired settable bits with the value read and write back the "ORed" value back to the register.

#### **Bit Type Definition:**

RO = Read only

WO = Write only

RW = Read/Write

SC = Self-Clear

W1C = Write "1" to Clear (Write a "1" to clear this bit)

#### Internal I/O Register Mapping for Switch Control and Configuration (0x000 – 0x0FF)

#### Chip ID and Enable Register (0x00 – 0x001): CIDER

This register contains the chip ID and switch-enable control.

Bit	Default Value	R/W	Description	
15 0	0.404	ВС	Family ID	
15-8	0x84	RO	Chip family ID.	
7-4	0x3	00	D0	Chip ID
7-4		RO	0x3 is assigned to the KSZ8462.	
3-1	001	RO	Revision ID	
3-1	001	R	Chip revision ID.	
			Start Switch	
0	1	RW	1 = Start the chip.	
			0 = Switch is disabled.	

#### Switch Global Control Register 1 (0x002 - 0x003): SGCR1

This register contains global control bits for the switch function.

Bit	Default	R/W	Description
			Pass All Frames
15	0	RW	Switch all packets including bad ones. Used solely for debugging purposes. Works in conjunction with Sniffer mode only.
			Receive 2000 Byte Packet Length Enable
14	0	RW	1 = Enables the receipt of packets up to and including 2000 bytes in length. 0 = Discards the received packets if their length is greater than 2000 bytes.
			IEEE 802.3x Transmit Direction Flow Control Enable
13	1	RW	1 = Enables transmit direction flow control feature.     0 = Disable transmit direction flow control feature. The switch will not generate any flow control packets.

## Switch Global Control Register 1 (0x002 - 0x003): SGCR1 (Continued)

Bit	Default	R/W	Description			
			IEEE 802.3x Receive Direction Flow Control Enable			
12	1	RW	<ul> <li>1 = Enables receive direction flow control feature.</li> <li>0 = Disable receive direction flow control feature. The switch will not react to any received flow control packets.</li> </ul>			
			Frame Length Field Check			
11	0	RW	1 = Enable checking frame length field in the IEEE packets. If the actual length does not match, the packet will be dropped (for Length/Type field < 1500).			
			0 = Disable checking frame length field in the IEEE packets.			
			Aging Enable			
10	1	RW	1 = Enable aging function in the chip.			
			0 = Disable aging function in the chip.			
9	0	RW	Fast Age Enable			
9	U	KVV	1 = Turn on fast aging (800 us).			
			Aggressive Back-Off Enable			
8	0	RW	1 = Enable more aggressive back-off algorithm in half-duplex mode to enhance performance. This is not an IEEE standard.			
7-6	01	RW	Reserved			
			Enable Flow Control when Exceeding Ingress Limit			
5	0	RW	1 = Flow control frame will be sent to link partner when exceeding the ingress rate limit.			
			0 = Frame will be dropped when exceeding the ingress rate limit			
			Receive 2K Byte Packets Enable			
4	1	RW	1 = Enable packet length up to 2K bytes. While set, SGCR2 bits[2,1] will have no effect.			
			0 = Discard packet if packet length is greater than 2000 bytes.			
	0	DW	Pass Flow Control Packet			
3	3 0	RW	1 = Switch will not filter 802.1x "flow control" packets.			
2-1	00	RW	Reserved			
			Link Change Age			
0	0 0	RW	1 = Link change from "link" to "no link" will cause fast aging (<800us) to age address table faster. After an age cycle is complete, the age logic will return to normal (300 + 75 seconds).			
			Note: If any port is unplugged, all addresses will be automatically aged out.			

## Switch Global Control Register 2 (0x004 – 0x005): SGCR2

This register contains global control bits for the switch function.

Bit	Default	R/W	Description		
			802.1Q VLAN Enable		
15	15 0	RW	1 = 802.1Q VLAN mode is turned on. VLAN table must be set up before the operation.		
			0 = 802.1Q VLAN is disabled.		
			IGMP Snoop Enable		
14	0	RW	1 = IGMP snoop is enabled.		
			0 = IGMP snoop is disabled.		
13	0	RW	IPv6 MLD Snooping Enable		
13	U	KVV	1 = Enable IPv6 MLD snooping.		
12	0	RW	IPv6 MLD Snooping Option		
12	U	KVV	1 = Enable IPv6 MLD snooping option.		
11-9	000	RW	Reserved		
			Sniff Mode Select		
8	0	RW	1 = Performs RX and TX sniff (both the source port and destination port need to match).		
			0 = Performs RX or TX sniff (either the source port or destination port needs to match). This is the mode used to implement RX only sniff.		
		RW	Unicast Port-VLAN Mismatch Discard		
7	1		1 = No packets can cross the VLAN boundary.		
			0 = Unicast packets (excluding unknown/multicast/broadcast) can cross the VLAN boundary.		
		RW	Multicast Storm Protection Disable		
6	1		1 = "Broadcast Storm Protection" does not include multicast packets. Only DA = FF-FF-FF-FF packets are regulated.		
			0 = "Broadcast Storm Protection" includes DA = FF-FF-FF-FF-FF and DA[40] = "1" packets.		
			Back Pressure Mode		
5	1	RW	1 = Carrier sense-based back pressure is selected.		
			0 = Collision-based back pressure is selected.		
			Flow Control and Back Pressure Fair Mode		
4	1	RW	1 = Fair mode is selected. In this mode, if a flow control port and a non-flow control port talk to the same destination port, packets from the non-flow control port may be dropped. This prevents the flow control port from being flow controlled for an extended period of time.		
			0 = In this mode, if a flow control port and a non-flow control port talk to the same destination port, the flow control port is flow controlled. This may not be "fair" to the flow control port.		
			No Excessive Collision Drop		
3	0	RW	1 = The switch does not drop packets when 16 or more collisions occur.		
			0 = The switch drops packets when 16 or more collisions occur.		

### Switch Global Control Register 2 (0x004 – 0x005): SGCR2 (Continued)

Bit	Default	R/W	Description		
			Huge Packet Support		
2	0	RW	1 = Accepts packet sizes up to 1916 bytes (inclusive). This bit setting overrides setting from bit 1 of the same register.		
			0 = The max packet size is determined by bit [1] of this register.		
			Legal Maximum Packet Size Check Enable		
1	0	RW	1 = 1522 bytes for tagged packets, 1518 bytes for untagged packets. Any packets larger than the specified value are dropped.		
			0 = Accepts packet sizes up to 1536 bytes (inclusive).		
			Priority Buffer Reserve		
0	0	RW	1 = Each port is pre-allocated 48 buffers, used exclusively for high priority (q3, q2, and q1) packets.  Effective only when the multiple queue feature is turned on.		
			0 = Each port is pre-allocated 48 buffers used for all priority packets (q3, q2, q1, and q0).		

## Switch Global Control Register 3 (0x006 – 0x007): SGCR3

This register contains global control bits for the switch function.

Bit	Default	R/W	Description
			Broadcast Storm Protection Rate Bit [7:0]
15-8	15-8 0x63	RW	These bits, along with SGCR3[2:0], determine how many 64-byte blocks of packet data are allowed on an input port in a preset period. The period is 67ms for 100BT or 670ms for 10BT. The default is 1%.
7	0	RO	Reserved
			Switch Host Port in Half-Duplex Mode
6	0	RW	1 = Enable host port interface half-duplex mode.
			0 = Enable host port interface full-duplex mode.
			Switch Host Port Flow Control Enable
5	1	RW	1 = Enable full-duplex flow control on Switch Host port.
			0 = Disable full-duplex flow control on Switch Host port
		RW	Switch MII 10BT
4	0 1		1 = The Switch is in 10Mbps mode. 0 = The Switch is in 100Mbps mode.
			Null VID Replacement
3	0	RW	1 = Replaces NULL VID with port VID (12 bits).
			0 = No replacement for NULL VID.
			Broadcast Storm Protection Rate Bit [10:8]
2-0	2-0 000	RW	These bits, along with SGCR3[15:8] determine how many 64-byte blocks of packet data are allowed on an input port in a preset period. The period is 67ms for 100BT or 670ms for 10BT. The default is 1%.
			Broadcast storm protection rate: 148,800 frames/sec * 67ms/interval * 1% = 99 frames/interval (approx. 0x63)

0x008 - 0x00B: Reserved

### Switch Global Control Register 6 (0x00C - 0x00D): SGCR6

This register contains global control bits for the switch function.

Bit	Default	R/W	Description
			Tag_0x7
15-14	11	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x7.
			Tag_0x6
13-12	11	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x6.
			Tag_0x5
11-10	10	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x5.
			Tag_0x4
9-8	8 10	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x4.
			Tag_0x3
7-6	01	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x3.
			Tag_0x2
5-4	01	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x2.
			Tag_0x1
3-2	00	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x1.
			Tag_0x0
1-0	00	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its VLAN Tag has a value of 0x0.

## Switch Global Control Register 7 (0x00E – 0x00F): SGCR7

This register contains global control bits for the switch function.

Bit	Default	R/W	Descr	Description				
15-10	0x02	R/W	Reserved					
9-8	00	R/W	When P1/2LI function bits[14	ED0 as define nality is utilize	d as below. Reg ed or if the port 1	j. 0x06C – 0x06D, I LEDs are control	of the LED display mode for P1/2LED1 and bits[14:12] determine if this automatic led by the local processor. Reg. 0x084 – 0x085, tilized or if the port 2 LEDs are controlled by the	
				00				
				01	Speed	Link & Activity		
				10	Activity Full Duplex	Link & Activity		
				11	Full Duplex	Link & Activity		
			Unkne	wn Default F		LIIK		
7	0	R/W				tion address to sn	ecified ports in bits[2:0].	
,	U	17/77	-			•	edilied ports in bits[2.0].	
				1 = Enable to send unknown DA packet  Driver Strength Selection				
6-5	01 or 10	R/W	These	two bits deter			oins except for the following category of pins:	
0 3	010110	TO R/W	01 = 8mA. (Default when VDD_IO is 3.3V or 2.5V)					
			10 = 12mA. (Default when VDD_IO is 1.8V)					
			11 = 1	6mA.		•		
4-3	00	R/W	Reser	ved				
			Unkno	wn Packet D	efault Port(s)			
2-0	111	R/W	Unknown Packet Default Port(s)  Specify which ports to send packets with unknown destination addresses. Feature is enabled by bit [7].					
			Bit[1] =	= For port 3 (h = For port 2 = For port 1	ost port)			

#### MAC Address Register 1 (0x010 - 0x011): MACAR1

This register contains the two MSBs of the MAC address for the switch function. This MAC address is used for sending PAUSE frames.

Bit	Default	R/W	Description
15.0	15-0 0x0010	RW	MACA[47:32]
15-0			Specifies MAC Address 1 for sending PAUSE frame.

#### MAC Address Register 2 (0x012 - 0x013): MACAR2

This register contains the MAC address for the switch function. This MAC address is used for sending PAUSE frames.

Bit	Default	R/W	Description
15-0	15-0 0xA1FF	FF RW	MACA[31:16]
15-0 UX	UXATEE		Specifies MAC Address 2 for sending PAUSE frame.

#### MAC Address Register 3 (0x014 – 0x015): MACAR3

This register contains the two LSBs of the MAC address for the switch function. This MAC address is used for sending PAUSE frames.

Bit	Default	R/W	Description
15 0	45.0 05555	FF RW	MACA[15:0]
15-0 0xF	0xFFFF		Specifies MAC Address 3 for sending PAUSE frame.

June 11, 2014 128 Revision 1.0

# Type-of-Service (TOS) Priority Control Registers

#### TOS Priority Control Register 1 (0x016 – 0x017): TOSR1

The IPv4/IPv6 type-of-service (TOS) priority control registers are used to define a 2-bit priority to each of the 64 possible values in the 6-bit differentiated services code point (DSCP) field in the IP header of ingress frames.

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description
			DSCP[15:14]
15-14	00	RW	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x1c.
			DSCP[13:12]
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x18.
			DSCP[11:10]
11-10	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x14.
			DSCP[9:8]
9-8	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x10.
		R/W	DSCP[7:6]
7-6	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x0c.
			DSCP[5:4]
5-4	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x08.
			DSCP[3:2]
3-2	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x04.
			DSCP[1:0]
1-0	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x00.

June 11, 2014 129 Revision 1.0

## TOS Priority Control Register 2 (0x018 – 0x019): TOSR2

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description
			DSCP[31:30]
15-14	00	RW	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x3c.
			DSCP[29:28]
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x38.
			DSCP[27:26]
11-10	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x34.
			DSCP[25:24]
9-8	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x30.
			DSCP[23:22]
7-6	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x2c.
			DSCP[21:20]
5-4	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x28.
			DSCP[19:18]
3-2	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x24.
			DSCP[17:16]
1-0	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x20.

### TOS Priority Control Register 3 (0x01A - 0x01B): TOSR3

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description		
		RW	DSCP[47:46]		
15-14	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x5c.		
			DSCP[45:44]		
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x58.		
			DSCP[43:42]		
11-10	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x54.		
	00		DSCP[41:40]		
9-8		R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x50.		
			DSCP[39:38]		
7-6	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x4c.		
	00 F		DSCP[37:36]		
5-4		00	00	00	00 R/W
			DSCP[35:34]		
3-2	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x44.		
			DSCP[33:32]		
1-0	00	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x40.	

### TOS Priority Control Register 4 (0x01C - 0x1D): TOSR4

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description
			DSCP[63:62]
15-14	00	RW	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x7c.
			DSCP[61:60]
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x78.
			DSCP[59:58]
11-10	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x74.

June 11, 2014 131 Revision 1.0

### TOS Priority Control Register 4 (0x01C – 0x1D): TOSR4 (Continued)

Bit	Default	R/W	Description	
			DSCP[57:56]	
9-8	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x70.	
			DSCP[55:54]	
7-6	7–6 00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x6c.	
		R/W	DSCP[53:52]	
5-4	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x68.	
			DSCP[51:50]	
3-2	00	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x64.
		00 R/W	DSCP[49:48]	
1-0	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x60.	

## TOS Priority Control Register 5 (0x01E – 0x1F): TOSR5

This register contains the TOS priority control bits for the switch function.

	ı	1			
Bit	Default	R/W	Description		
			DSCP[79:78]		
15-14	00	RW	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x9c.		
			DSCP[77:76]		
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x98.		
			DSCP[75:74]		
11-10	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x94.		
			DSCP[73:72]		
9-8	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x90.		
	00	) R/W	DSCP[71:70]		
7-6			The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x8c.		
			DSCP[69:68]		
5-4	00 R	00	00 R/W	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x88.
			DSCP[67:66]		
3-2	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x84.		
			DSCP[65:64]		
1-0	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0x80.		

### TOS Priority Control Register 6 (0x020 - 0x021): TOSR6

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description					
		RW	DSCP[95:94]					
15-14	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value is 0xbc.					
			DSCP[93:92]					
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xb8.					
			DSCP[91:90]					
11-10	00	00 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xb4.					
			DSCP[89:88]					
9-8	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xb0.					
		R/W	DSCP[87:86]					
7-6	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xac.					
			DSCP[85:84]					
5-4	00 R/V	00	00	00	00	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xa8.
			DSCP[83:82]					
3-2	00	0 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xa4.					
			DSCP[81:80]					
1-0	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xa0.					

### TOS Priority Control Register 7 (0x022 - 0x023): TOSR7

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description
			DSCP[111:110]
15-14	00	RW	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xdc.
		R/W	DSCP[109:108]
13-12	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xd8.
		00 R/W	DSCP[107:106]
11-10	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xd4.
	00	00 R/W	DSCP[105:104]
9-8			The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xd0.

June 11, 2014 133 Revision 1.0

## TOS Priority Control Register 7 (0x022 – 0x023): TOSR7 (Continued)

Bit	Default	R/W	Description
			DSCP[103:102]
7-6	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xcc.
			DSCP[101:100]
5-4	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xc8.
		00 R/W	DSCP[99:98]
3-2	2 00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xc4.
1-0	00		DSCP[97:96]
		R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xc0.

## TOS Priority Control Register 8 (0x024 – 0x025): TOSR8

This register contains the TOS priority control bits for the switch function.

Bit	Default	R/W	Description		
			DSCP[127:126]		
15-14	00	RW	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xfc		
			DSCP[125:124]		
13-12	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xf8.		
			DSCP[123:122]		
11-10	00	00	00	0 R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xf4.
	00		DSCP[121:120]		
9-8		R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xf0.		
		R/W	DSCP[119:118]		
7-6	00		The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xec.		
			DSCP[117:116]		
5-4	00	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xe8.	
			DSCP[115:114]		
3-2	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xe4.		
			DSCP[113:112]		
1-0	00	00	R/W	The value in this field is used as the frame's priority when bits[7:2] of the IP TOS/DiffServ/Traffic Class value are 0xe0.	

June 11, 2014 134 Revision 1.0

#### **Indirect Access Data Registers**

#### Indirect Access Data Register 1 (0x026 - 0x027): IADR1

This register is used to indirectly read or write the data in the Management Information Base (MIB) Counters, Static MAC Address Table, Dynamic MAC Address Table, or the VLAN Table.

Bit	Default	R/W	Description
15-8	0x00	RO	Reserved
	0		CPU Read Status
7		DO	Only for dynamic and statistics counter reads.
_ ′		RO	1 = Read is still in progress.
			0 = Read has completed.
6-3	0x0	RO	Reserved
0.0	000	D0	Indirect Data [66:64]
2-0		RO	Bits [66:64] of indirect data.

#### Indirect Access Data Register 2 (0x028 - 0x029): IADR2

This register is used to indirectly read or write the data in the Management Information Base (MIB) Counters, Static MAC Address Table, Dynamic MAC Address Table, or the VLAN Table..

Bit	Default	R/W	Description
45.0	0x0000	0000 RW	Indirect Data [47:32]
15-0			Bits [47:32] of indirect data.

#### Indirect Access Data Register 3 (0x02A - 0x02B): IADR3

This register is used to indirectly read or write the data in the Management Information Base (MIB) Counters, Static MAC Address Table, Dynamic MAC Address Table, or the VLAN Table.

Bit	Default	R/W	Description
15.0	0x0000	(0000 RW	Indirect Data [63:48]
15-0			Bits [63:48] of indirect data.

#### Indirect Access Data Register 4 (0x02C - 0x02D): IADR4

This register is used to indirectly read or write the data in the Management Information Base (MIB) Counters, Static MAC Address Table, Dynamic MAC Address Table, or the VLAN Table.

Bit	Default	R/W	Description
15-0	02000	000 RW	Indirect Data [15:0]
15-0	0x0000		Bits [15:0] of indirect data.

June 11, 2014 135 Revision 1.0

#### Indirect Access Data Register 5 (0x02E - 0x02F): IADR5

This register is used to indirectly read or write the data in the Management Information Base (MIB) Counters, Static MAC Address Table, Dynamic MAC Address Table, or the VLAN Table.

Bit	Default	R/W	Description
15-0	0x0000	000 RW	Indirect Data [31:16]
15-0			Bits [31:16] of indirect data.

#### Indirect Access Control Register (0x030 - 0x031): IACR

This register is used to indirectly read or write the data in the Management Information Base (MIB) Counters, Static MAC Address Table, Dynamic MAC Address Table, or the VLAN Table. Writing to IACR triggers a command. Read or write access is determined by register bit [12].

Bit	Default	R/W	Description
15-13	000	RW	Reserved
			Read or Write Access Selection
12	0	RW	1 = Read cycle.
			0 = Write cycle.
			Table Select
			00 = Static MAC address table selected.
11-10	00	RW	01 = VLAN table selected.
			10 = Dynamic MAC address table selected.
			11 = MIB counter selected.
9-0	0x000	RW	Indirect Address [9:0]
9-0	UXUUU	ΓζVV	Bits [9:0] of indirect address.

June 11, 2014 136 Revision 1.0

# **Power Management Control and Wake-Up Event Status**

#### Power Management Control and Wake-Up Event Status (0x032 - 0x033): PMCTRL

This register controls the power management mode and provides Wake-Up event status.

Bit	Default	R/W	Description	
15-6	0x000	RO	Reserved	
			Wake-Up Frame Detect Status	
5	0	RW (W1C)	1 = A wake-up frame has been detected at the host QMU (Write a "1" to clear).	
		(1110)	0 = No Wake-Up frame has been detected.	
			Magic Packet Detect Status	
4	0	RW (W1C)	1 = A Magic Packet has been detected at either port 1 or port 2 (Write a "1" to clear).	
		(1110)	0 = No Magic Packet has been detected.	
			Link-Up Detect Status	
3	0	RW (W1C)	1 = Link-up has been detected at either port 1 or port 2 (Write a "1" to clear).	
		(1110)	0 = No link-up has been detected.	
			Energy Detect Status	
2	0	RW (W1C)	1 = Energy is detected at either port 1 or port 2 (Write a "1" to clear).	
		(1110)	0 = No energy is detected.	
			Power Management Mode	
			These two bits are used to control device power management mode.	
1-0	00	RW	00 = Normal mode.	
1-0	00	IXVV	01 = Energy detect mode.	
			10 = Global soft power-down mode.	
			11 = Reserved.	

June 11, 2014 137 Revision 1.0

## Power Management Event Enable Register (0x034 – 0x035): PMEE

This register contains the power management event enable control bits.

Bit	Default	R/W	Description	
15-5	0x000	RW	Reserved	
			PME Polarity:	
4	0	RW	1 = The PME pin is active high.	
			0 = The PME pin is active low.	
			PME Waked Up By Wake-Up Frame Enable	
3	0	RW	1 = The PME pin will be asserted when a wake-up frame is detected.	
			0 = PME won't be asserted by the wake-up frame detection	
			PME Waked Up By Magic Packet Enable	
2	0	RW	1 = The PME pin will be asserted when a magic packet is detected.	
			0 = PME won't be asserted by the magic packet detection	
			PME Waked Up By Link-Up Enable	
1	0	RW	1 = The PME pin will be asserted when a link-up is detected at port 1 or port 2.	
			0 = PME won't be asserted by the link-up detection	
	0		PME Waked Up By Energy Detect Enable	
0		RW	1 = The PME pin will be asserted when energy on line is detected at port 1 or port 2.	
			0 = PME won't be asserted by the energy detection.	

## Go Sleep Time and Clock Tree Power-Down Control Registers

#### Go Sleep Time Register (0x036 - 0x037): GST

This register contains the value which is used to control the minimum go-sleep time period when the device transitions from normal power state to low power state in energy detect mode.

Bit	Default	R/W	Description	
15-8	0x00	RO	Reserved	
			Go Sleep Time	
7-0	7-0 0x8E RV		This value is used to control the minimum period the no-energy event has to be detected consecutively before the device enters the low power state during energy detect mode.	
			The unit is 20ms. The default go sleep time is around 3.0 seconds.	

#### Clock Tree Power-Down Control Register (0x038 - 0x039): CTPDC

This register contains the power down control bits for all clocks.

Bit	Default	R/W	Description	
15-5	0x000	RO	Reserved	
4	0	RW	Reserved	
			Switch Clock Auto Shut Down Enable	
3	0	RW	1 = When no packet transfer is detected on the MII interface of all ports (port 1, port 2, and port 3) longer than the time specified in bit[1:0] of current register, the device will shut down the switch clock automatically. The switch clock will be woken up automatically when the MII interface on any port becomes busy.	
			0 = Switch clock is always on.	
			CPU Clock Auto Shut Down Enable	
2	2 0		1 = When no packet transfer is detected on either the host interface or the MII interface of all ports (port 1, port 2, and port 3) for a time period longer than the time specified in bit[1:0] of current register, the device will shut down the CPU clock automatically. The CPU clock will be woken up automatically when host activity is detected or the MII interface of any port becomes busy.	
			0 = CPU clock is always on.	
			Shutdown Wait Period	
	00		These two bits specify the time for device to monitor host/MII activity continuously before it could shut down switch or CPU clock.	
1-0		RW	00 = 5.3 second.	
			01 = 1.6 second.	
			10 = 1 ms.	
			11 = 3.2 μs.	

0x03A - 0x04B: Reserved

June 11, 2014 139 Revision 1.0

## **PHY and MII Basic Control Registers**

#### PHY 1 and MII Basic Control Register (0x04C - 0x04D): P1MBCR

This register contains media independent interface (MII) control bits for the switch port 1 function as defined in the IEEE 802.3 specification.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	Reserved	
			Far-End Loopback	
			1 = Perform loopback as follows:	
14	0	RW	Start: RXP2/RXM2 (port 2)	Dit [0] in D4 CD4
14	0	KVV	Loop back: PMD/PMA of port 1's PHY	Bit [8] in P1CR4
			End: TXP2/TXM2 (port 2)	
			0 = Normal operation.	
			Force 100BT	Bit [6] in P1CR4
13	1	RW	1 = Force 100Mbps if auto-negotiation is disabled (bit [12])	Bit [0] III F ICK4
			0 = Force 10Mbps if auto-negotiation is disabled (bit [12])	
			Auto-Negotiation Enable	
12	1	RW	1 = Auto-negotiation enabled.	Bit [7] in P1CR4
			0 = Auto-negotiation disabled.	
			Power-Down	
11	0	RW	1 = Power-down.	Bit [11] in P1CR4
			0 = Normal operation.	
10	0	RO	Isolate	
10	U		Not supported.	
			Restart Auto-Negotiation	
9	0	RW/SC	1 = Restart auto-negotiation.	Bit [13] in P1CR4
			0 = Normal operation.	
			Force Full Duplex	
			1 = Force full duplex.	
8	1	RW	0 = Force half duplex.	Bit [5] in P1CR4
			Applies only when auto-negotiation is disabled (bit [12]).	
			It is always in half duplex if auto-negotiation is enabled but failed.	
7	0	RO	Collision Test	
,	U	KO	Not supported.	
6	0	RO	Reserved.	
			HP_MDI-X	
5	1	R/W	1 = HP Auto MDI-X mode.	Bit [15] in P1SR
			0 = Micrel Auto MDI-X mode.	

### PHY 1 and MII Basic Control Register (0x04C - 0x04D): P1MBCR (Continued)

Bit	Default	R/W	Description	Bit is Same As:
			Force MDI-X	
4	0	RW	1 = Force MDI-X.	Bit [9] in P1CR4
			0 = Normal operation.	
			Disable Auto MDI-X	
3	0	RW	1 = Disable auto MDI-X.	Bit [10] in P1CR4
			0 = Normal operation.	
	0	RW	Disable Far-End-Fault	
2			1 = Disable far-end-fault detection.	Dit [42] in D4CD4
			0 = Normal operation.	Bit [12] in P1CR4
			For 100BASE-FX fiber mode operation.	
			Disable Transmit	
1	0	RW	1 = Disable transmit.	Bit [14] in P1CR4
			0 = Normal operation.	
0	0	RW	Reserved	

#### PHY 1 and MII Basic Status Register (0x04E - 0x04F): P1MBSR

This register contains the Media Independent Interface (MII) status bits for the switch port 1 function.

Bit	Default	R/W	Description	Bit is Same As:
			T4 Capable	
15	0	RO	1 = 100BASE-T4 capable.	
			0 = Not 100BASE-T4 capable.	
			100BT Full Capable	
14	1	RO	1 = 100BASE-TX full-duplex capable.	
			0 = Not 100BASE-TX full-duplex capable.	
			100BT Half Capable	
13	1	RO	1 = 100BASE-TX half-duplex capable.	
			0 = Not 100BASE-TX half-duplex capable.	
			10BT Full Capable	
12	1	RO	1 = 10BASE-T full-duplex capable.	
			0 = Not 10BASE-T full-duplex capable.	
			10BT Half Capable	
11	1	RO	1 = 10BASE-T half-duplex capable.	
			0 = Not 10BASE-T half-duplex capable.	
10-7	0x0	RO	Reserved	
6	0	RO	Preamble Suppressed	
		NO.	Not supported.	

#### PHY 1 and MII Basic Status Register (0x04E - 0x04F): P1MBSR (Continued)

Bit	Default	R/W	Description	Bit is Same As:			
			Auto-Negotiation Complete				
5	0	RO	1 = Auto-negotiation complete.	Bit [6] in P1SR			
			0 = Auto-negotiation not completed.				
			Far-End-Fault				
4	0	BO.	1 = Far-end-fault detected.	Dit [0] in D1CD			
4		RO	0 = No far-end-fault detected.	Bit [8] in P1SR			
			For 100BASE-FX fiber mode operation.				
		I RO	Auto-Negotiation Capable				
3	1		1 = Auto-negotiation capable.				
			0 = Not auto-negotiation capable.				
			Link Status				
2	0	RO	1 = Link is up.	Bit [5] in P1SR			
				0 = Link is down.			
1	0		0	0 00		Jabber Test	
	U	KO	Not supported.				
			Extended Capable				
0	0	RO	1 = Extended register capable.				
			0 = Not extended register capable.				

### PHY 1 PHYID Low Register (0x050 – 0x051): PHY1ILR

This register contains the PHY ID (low) for the switch port 1 function.

I	Bit	Default	R/W	Description
4	15-0	0x1430	130 RO	PHY 1 ID Low Word
1	5-0			Low order PHY 1 ID bits.

#### PHY 1 PHYID High Register (0x052 – 0x053): PHY1IHR

This register contains the PHY ID (high) for the switch port 1 function.

I	Bit	Default	R/W	Description
1	<b>5</b> _0	0x0022	RO	PHY 1 ID High Word
13	15-0			High order PHY 1 ID bits.

### PHY 1 Auto-Negotiation Advertisement Register (0x054 – 0x055): P1ANAR

This register contains the auto-negotiation advertisement bits for the switch port 1 function.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	Next page	
15			Not supported.	
14	0	RO	Reserved	
13	0	RO	Remote fault	
13	U		Not supported.	
12-11	00	RO	Reserved	
		RW	Pause (flow control capability)	
10	1		1 = Advertise pause ability.	Bit [4] in P1CR4
			0 = Do not advertise pause capability.	
9	0	RW	Reserved	
		RW	Advertise 100BT Full-Duplex	
8	1		1 = Advertise 100BT full-duplex capable.	Bit [3] in P1CR4
			0 = Do not advertise 100BT full-duplex capability.	
		RW	Advertise 100BT Half-Duplex	
7	1		1= Advertise 100BT half-duplex capable.	Bit [2] in P1CR4
			0 = Do not advertise 100BT half-duplex capability.	
		RW	Advertise 10BT Full-Duplex	
6	1		1 = Advertise 10BT full-duplex capable.	Bit [1] in P1CR4
			0 = Do not advertise 10BT full-duplex capability.	
	1	RW	Advertise 10BT Half-Duplex	
5			1 = Advertise 10BT half-duplex capable.	Bit [0] in P1CR
			0 = Do not advertise 10BT half-duplex capability.	
4-0	0x01	RO	Selector Field	
4-0	UXUT		802.3	

#### PHY 1 Auto-Negotiation Link Partner Ability Register (0x056 - 0x057): P1ANLPR

This register contains the auto-negotiation link partner ability bits for the switch port 1 function.

Bit	Default	R/W	Description	Bit is Same As:
15	5 0 RO	PΟ	Next page	
15		2	Not supported.	
14	0	RO	LP ACK	
14	U	KO	Not supported.	
13	0	RO	Remote fault	
13	U	2	Not supported.	
12-11	00	RO	Reserved	
10	0	RO	Pause	Dit [4] in D4 CD
10	0	KO	Link partner pause capability.	Bit [4] in P1SR
9	0	RO	Reserved	
8	0	RO	Advertise 100BT Full-Duplex	Bit [3] in P1SR
0	U	2	Link partner 100BT full-duplex capability.	Bit [3] III F I 3K
_		2	Advertise 100BT Half-Duplex	D'' (01 ) D40D
7	0	RO	Link partner 100 half-duplex capability.	Bit [2] in P1SR
	_	RO	Advertise 10BT Full-Duplex	Bit [1] in P1SR
6	0		Link partner 10BT full-duplex capability.	
_		50	Advertise 10BT Half-Duplex	Pit folio P40P
5	0	RO	Link partner 10BT half-duplex capability.	Bit [0] in P1SR
4-0	0x01	RO	Reserved	

#### PHY 2 and MII Basic Control Register (0x058 – 0x059): P2MBCR

This register contains media independent interface (MII) control bits for the switch port 2 function as defined in the IEEE 802.3 specification.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	Reserved	
	0	RW	Far-End Loopback	
			1 = Perform loop back, as follows:	
14			Start: RXP1/RXM1 (port 1)	Bit [8] in P2CR4
14			Loop back: PMD/PMA of port 2's PHY	
			End: TXP1/TXM1 (port 1)	
			0 = Normal operation.	
13	1	RW	Force 100BT	
			1 = Force 100 Mbps if auto-negotiation is disabled (bit [12])	Bit [6] in P2CR4
			0 = Force 10 Mbps if auto-negotiation is disabled (bit [12])	
	1	RW	Auto-Negotiation Enable	Bit [7] in P2CR4
12			1 = Auto-negotiation enabled.	
			0 = Auto-negotiation disabled.	

June 11, 2014 144 Revision 1.0

# PHY 2 and MII Basic Control Register (0x058 – 0x059): P2MBCR (Continued)

Bit	Default	R/W	Description	Bit is Same As:
			Power Down	
11	0	RW	1 = Power down.	Bit [11] in P2CR4
			0 = Normal operation.	
10	0	RO	Isolate	
10	0	RO	Not supported.	
			Restart Auto-Negotiation	
9	0	RW/SC	1 = Restart auto-negotiation.	Bit [13] in P2CR4
			0 = Normal operation,	
			Force Full Duplex	
	_		1 = Force full duplex.	
8	1	RW	0 = Force half duplex.  Applies only when auto-negotiation is disabled (bit [12]).	Bit [5] in P2CR4
			It is always in half duplex if auto-negotiation is enabled but failed.	
			Collision Test	
7	0	RO	Not supported.	
6	0	RO	Reserved	
		R/W	HP_MDI-X	
5	1		1 = HP Auto MDI-X mode.	Bit [15] in P2SR
			0 = Micrel Auto MDI-X mode.	
		RW	Force MDI-X	
4	0		1 = Force MDI-X.	Bit [9] in P2CR4
			0 = Normal operation.	
			Disable Auto MDI-X	
3	0	RW	1 = Disable Auto MDI-X.	Bit [10] in P2CR4
			0 = Normal operation.	
			Disable Far-End-Fault	
2	0	RW	1 = Disable far-end-fault detection. 0 = Normal operation.	Bit [12] in P2CR4
			For 100BASE-FX fiber mode operation.	
			Disable Transmit	
1	0	RW	1 = Disable transmit.	Bit [14] in P2CR4
			0 = Normal operation.	
0	0	RW	Reserved	

### PHY 2 and MII Basic Status Register (0x05A - 0x05B): P2MBSR

This register contains the Media Independent Interface (MII) status bits for the switch port 2 function

Bit	Default	R/W	Description	Bit is Same As:
			T4 Capable	
15	0	RO	1 = 100BASE-T4 capable.	
			0 = Not 100BASE-T4 capable.	
			100BT Full Capable	
14	1	RO	1 = 100BASE-TX full-duplex capable.	
			0 = Not 100BASE-TX full-duplex capable.	
			100BT Half Capable	
13	1	RO	1 = 100BASE-TX half-duplex capable.	
			0 = Not 100BASE-TX half-duplex capable.	
			10BT Full Capable	
12	1	RO	1 = 10BASE-T full-duplex capable.	
			0 = Not 10BASE-T full-duplex capable.	
			10BT Half Capable	
11	1	RO	1 = 10BASE-T half-duplex capable.	
			0 = Not 10BASE-T half-duplex capable.	
10-7	0x0	RO	Reserved	
		D0	Preamble suppressed	
6	0	RO	Not supported.	
			Auto-Negotiation Complete	
5	0	RO	1 = Auto-negotiation complete.	Bit [6] in P2SR
			0 = Auto-negotiation not completed.	
			Far-End-Fault	
4	0	RO	1 = Far-end-fault detected.	Bit [8] in P2SR
	-		0 = No far-end-fault detected.	
			For 100BASE-FX fiber mode operation.  Auto-Negotiation Capable	
3	1	RO	1 = Auto-negotiation capable.	
	'	l KO	0 = Not auto-negotiation capable.	
			Link Status	
2	0	RO	1 = Link is up.	Bit [5] in P2SR
		l KO	0 = Link is down.	Bit [5] iii 1 25iX
			Jabber test	
1	0	RO	Not supported.	
			Extended Capable	
0	0	RO	1 = Extended register capable.	
			0 = Not extended register capable.	
			o - Hot oxtenueu register capable.	

#### PHY 2 PHYID Low Register (0x05C - 0x05D): PHY2ILR

This register contains the PHY ID (low) for the switch port 2 function.

Bit	Default	R/W	Description
15-0	0x1430	PΩ	PHY 2 ID Low Word
15-0	0.81430	RO	Low order PHY 2 ID bits.

#### PHY 2 PHYID High Register (0x05E - 0x05F): PHY2IHR

This register contains the PHY ID (high) for the switch port 2 function.

Bit	Default	R/W	Description
45.0 00000	0 00	PHY 2 ID High Word	
15-0	0x0022	RO	High order PHY 2 ID bits.

#### PHY 2 Auto-Negotiation Advertisement Register (0x060 - 0x061): P2ANAR

This register contains the auto-negotiation advertisement bits for the switch port 2 function.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	Next page	
15	0	KO	Not supported.	
14	0	RO	Reserved	
13	0	RO	Remote fault	
13	U	20	Not supported.	
12-11	00	RO	Reserved	
			Pause (flow control capability)	
10	1	RW	1 = Advertise pause ability.	Bit [4] in P2CR4
			0 = Do not advertise pause capability.	
9	0	RW	Reserved	
			Advertise 100BT Full-Duplex	
8	1	RW	1 = Advertise 100BT full-duplex capable.	Bit [3] in P2CR4
			0 = Do not advertise 100BT full-duplex capability.	
			Advertise 100BT Half-Duplex	
7	1	RW	1= Advertise 100BT half-duplex capable.	Bit [2] in P2CR4
			0 = Do not advertise 100BT half-duplex capability.	
			Advertise 10BT Full-Duplex	
6	1	RW	1 = Advertise 10BT full-duplex capable.	Bit [1] in P2CR4
			0 = Do not advertise 10BT full-duplex capability.	
			Advertise 10BT Half-Duplex	
5	1	RW	1 = Advertise 10BT half-duplex capable.	Bit [0] in P2CR4
			0 = Do not advertise 10BT half-duplex capability.	
4.0	0.01	RO	Selector Field	
4-0	0x01	KU	802.3	

June 11, 2014 147 Revision 1.0

### PHY 2 Auto-Negotiation Link Partner Ability Register (0x062 - 0x063): P2ANLPR

This register contains the auto-negotiation link partner ability bits for the switch port 2 function.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	Next page	
15	U	KO	Not supported.	
1.4	0	RO	LP ACK	
14	U	KU	Not supported.	
10	0	ВΟ	Remote fault	
13	U	RO	Not supported.	
12-11	00	RO	Reserved	
10	0	0 RO	Pause	Dit [4] in D2SD
10	U		Link partner pause capability.	Bit [4] in P2SR
9	0	RO	Reserved	
8	0	0 RO	Advertise 100BT Full-Duplex	Bit [3] in P2SR
0	O	2	Link partner 100BT full-duplex capability.	Bit [3] III FZSK
7	0	0 RO	Advertise 100BT Half-Duplex	Bit [2] in P2SR
,	O	2	Link partner 100 half-duplex capability.	Bit [2] III F23K
6	0	PΩ	Advertise 10BT Full-Duplex	Bit [1] in P2SR
0	U	RO	Link partner 10BT full-duplex capability.	DIL [1] III FZSK
5	0	RO	Advertise 10BT Half-Duplex	Bit [0] in P2SR
3	J	2	Link partner 10BT half-duplex capability.	DIL [U] III FZON
4-0	0x01	RO	Reserved	

0x0x064 - 0x065: Reserved

June 11, 2014 148 Revision 1.0

### PHY1 Special Control and Status Register (0x066 - 0x067): P1PHYCTRL

This register contains control and status information of PHY 1.

Bit	Default	R/W	Description	Bit is Same As:
15-6	0x000	RO	Reserved	
5	0	RO	Polarity Reverse 1 = Polarity is reversed. 0 = Polarity is not reversed.	Bit [13] in P1SR
4	0	RO	MDI-X Status 0 = MDI 1 = MDI-X	Bit [7] in P1SR
3	0	RW	Force Link  1 = Force link pass.  0 = Normal operation.	Bit [11] in P1SCSLMD
2	1	RW	Enable Energy Efficient Ethernet (EEE) on 10BTe  1 = Disable 10BTe.  0 = Enable 10BTe.	
1	0	RW	Remote (Near-End) Loopback  1 = Perform remote loopback at port 1's PHY (RXP1/RXM1 -> TXP1/TXM1)  0 = Normal operation	Bit [9] in P1SCSLMD
0	0	RW	Reserved	

#### 0x068 - 0x069: Reserved

#### PHY 2 Special Control and Status Register (0x06A - 0x06B): P2PHYCTRL

This register contains control and status information of PHY 2.

Bit	Default	R/W	Description	Bit is Same As:
15-6	0x000	RO	Reserved	
			Polarity Reverse	
5	0	RO	1 = Polarity is reversed.	Bit [13] in P2SR
			0 = Polarity is not reversed.	
			MDI-X Status	
4	0	RO	0 = MDI	Bit [7] in P2SR
			1 = MDI-X	
			Force Link	
3	0	RW	1 = Force link pass.	Bit [11] in P2SCSLMD
			0 = Normal operation.	
			Enable Energy Efficient Ethernet (EEE) on 10BTe	
2	1	RW	1 = Disable 10BTe.	
			0 = Enable 10BTe.	
			Remote (Near-End) Loopback	
1	0	RW	1 = Perform remote loopback at port 2's PHY (RXP2/RXM2 -> TXP2/TXM2)	Bit [9] in P2SCSLMD
			0 = Normal operation	
0	0	RW	Reserved	

# **Port 1 Control Registers**

### Port 1 Control Register 1 (0x06C - 0x06D): P1CR1

This register contains control bits for the switch port 1 function.

Bit	Default	R/W	Description
15	0	RO	Reserved
14-12	000	R/W	Port 1 LED Direct Control These bits directly control the port 1 LED pins.  0xx = Normal LED function as set up via Reg. 0x00E – 0x00F, Bits [9:8].  100 = Both port 1 LEDs off.  101 = Port 1 LED1 off, LED0 on.  110 = Port 1 LED1 on, LED0 off.  111 = Both port 1 LEDs on.
11	0	RW	Source Address Filtering Enable for MAC Address 2  1 = Enable the source address filtering function when the SA matches MAC Address 2 in SAFMACA2 (0x0B6 – 0x0BB) .  0 = Disable source address filtering function.
10	0	RW	Source Address Filtering Enable for MAC Address 1  1 = Enable the source address filtering function when the SA matches MAC Address 1 in SAFMACA1 (0x0B0 – 0x0B5) .  0 = Disable source address filtering function.

# Port 1 Control Register 1 (0x06C – 0x06D): P1CR1 (Continued)

Bit	Default	R/W	Description
			Drop Tagged Packet Enable
9	0	RW	1 = Enable to drop tagged ingress packets.
			0 = Disable to drop tagged ingress packets.
			TX Two Queues Select Enable
8	0	RW	1 = The port 1 output queue is split into two priority queues (q0 and q1).
		TVV	Single output queue on port 1. There is no priority differentiation even though packets are classified into high or low priority.
			Broadcast Storm Protection Enable
7	0	RW	1 = Enable broadcast storm protection for ingress packets on port 1.
			0 = Disable broadcast storm protection.
			Diffserv Priority Classification Enable
6	0	RW	1 = Enable DiffServ priority classification for ingress packets on port 1.
			0 = Disable DiffServ function.
			802.1p Priority Classification Enable
5	0	RW	1 = Enable 802.1p priority classification for ingress packets on port 1.
			0 = Disable 802.1p.
	00	RW	Port-Based Priority Classification
			00 = Ingress packets on port 1 are classified as priority 0 queue if "DiffServ" or
			"802.1p" classification is not enabled or fails to classify.
			01 = Ingress packets on port 1 are classified as priority 1 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.
4-3			10 = Ingress packets on port 1 are classified as priority 2 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.
			11 = Ingress packets on port 1 are classified as priority 3 queue if "Diffserv" or "802.1p" classification is not enabled or fails to classify.
			Note: "DiffServ", "802.1p" and port priority can be enabled at the same time. The OR'ed result of 802.1p and DSCP overwrites the port priority.
			Tag Insertion
			1 = When packets are output on port 1, the switch adds 802.1p/q tags to packets
2	0	RW	without 802.1p/q tags when received. The switch will not add tags to packets
			already tagged. The tag inserted is the ingress port's "port VID".  0 = Disable tag insertion.
			Tag Removal
			1 = When packets are output on port 1, the switch removes 802.1p/q tags from
1	0	RW	packets with 802.1p/q tags when received. The switch will not modify packets received without tags.
			0 = Disable tag removal.
			TX Multiple Queues Select Enable
0	0	RW	1 = The port 1 output queue is split into four priority queues (q0, q1, q2 and q3).
			0 = Single output queue on port 1. There is no priority differentiation even though packets are classified into high or low priority.

# Port 1 Control Register 2 (0x06E – 0x06F): P1CR2

This register contains control bits for the switch port 1 function.

Bit	Default	R/W	Description
15	0	RW	Reserved
			Ingress VLAN Filtering
14	0	RW	1 = The switch discards packets whose VID port membership in VLAN table bits [18:16] does not include the ingress port VID.
			0 = No ingress VLAN filtering.
			Discard Non PVID Packets
13	0	RW	1 = The switch discards packets whose VID does not match the ingress port default VID.
			0 = No packets are discarded.
			Force Flow Control
12	0	RW	1 = Always enable flow control on the port, regardless of auto-negotiation result.
			0 = The flow control is enabled based on auto-negotiation result.
			Back Pressure Enable
11	0	RW	1 = Enable port's half-duplex back pressure.
		1000	0 = Disable port's half-duplex back pressure.
			····
40	,	DW	Transmit Enable
10	1	RW	1 = Enable packet transmission on the port.
			0 = Disable packet transmission on the port.
			Receive Enable
9	1	RW	1 = Enable packet reception on the port.
			0 = Disable packet reception on the port.
			Learning Disable
8	0	RW	1 = Disable switch address learning capability.
			0 = Enable switch address learning.
			Sniffer Port
7	0	RW	1 = Port is designated as a sniffer port and transmits packets that are monitored.
			0 = Port is a normal port.
			Receive Sniff
6	0	RW	1 = All packets received on the port are marked as "monitored packets" and forwarded to the designated "sniffer port."
			0 = No receive monitoring.
			Transmit Sniff
5	0	RW	1 = All packets transmitted on the port are marked as "monitored packets" and forwarded to the designated "sniffer port."
			0 = No transmit monitoring.
4	0	RW	Reserved
			User Priority Ceiling
3	0	RW	1 = If the packet's "priority field" is greater than the "user priority field" in the port VID control register bit[15:13], replace the packet's "priority field" with the "user priority field" in the port VID control register bit[15:13].
			0 = Do not compare and replace the packet's "priority field."
			Port VLAN Membership
2-0	111	RW	Define the port's port VLAN membership. Bit [2] stands for the host port, bit [1] for port 2, and bit [0] for port 1. The port can only communicate within the membership. A '1' includes a port in the membership; a '0' excludes a port from the membership.

#### Port 1 VID Control Register (0x070 – 0x071): P1VIDCR

This register contains the control bits for the switch port 1 function. This register has two main uses. It is associated with the ingress of untagged packets and used for egress tagging as well as being used for address lookup and providing a default VID for the ingress of untagged or null-VID-tagged packets.

Bit	Default	R/W	Description
15-13 000	000	RW	Default Tag[15:13]
15-15	000	KVV	Port's default tag, containing "User Priority Field" bits.
12	0	0 RW	Default Tag[12]
	U		Port's default tag, containing the CFI bit.
11-0	0x001	204 - DW	Default Tag[11:0]
		RW	Port's default tag, containing the VID[11:0].

#### Port 1 Control Register 3 (0x072 - 0x073): P1CR3

This register contains the control bits for the switch port 1 function.

Bit	Default	R/W	Description	
15-5	0x000	RO	Reserved	
4	0	RW	Reserved	
			Ingress Limit Mode	
			These bits determine what kinds of frames are limited and counted against ingress rate limiting as follows:	
3-2	00	RW	00 = Limit and count all frames.	
			01 = Limit and count Broadcast, Multicast, and flooded Unicast frames.	
			10 = Limit and count Broadcast and Multicast frames only.	
			11 = Limit and count Broadcast frames only.	
		0 RW	Count Inter Frame Gap	
			Count IFG Bytes.	
1	0		1 = Each frame's minimum inter frame gap.	
			IFG bytes (12 per frame) are included in ingress and egress rate calculations.	
			0 = IFG bytes are not counted.	
			Count Preamble	
			Count preamble Bytes.	
0	0	RW	1 = Each frame's preamble bytes (8 per frame) are included in ingress and egress rate limiting calculations.	
			0 = Preamble bytes are not counted.	

June 11, 2014 153 Revision 1.0

### Port 1 Ingress Rate Control Register 0 (0x074 – 0x075): P1IRCR0

This register contains the port 1 ingress rate limiting control for priority 1 and priority 0.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Ingress Data Rate Limit for Priority 1 Frames	
14-8	0x00	RW	Ingress priority 1 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10 Mbps or 100 Mbps with no limit.	
7	0	RW	Reserved	
			Ingress Data Rate Limit for Priority 0 Frames	
6-0	0x00	RW	Ingress priority 0 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10 Mbps or 100 Mbps with no limit.	

Table 23. Ingress or Egress Data Rate Limits

	100BT for Priority [3:0]	10BT for Priority [3:0]
	Register Bit [14:8] or Bit[6:0]	Register Bit [14:8] or Bit[6:0]
Data Rate Limit for Ingress or Egress	0x01 to 0x64 for the rate matches 1Mbps to 100Mbps respectively	0x01 to 0x0A for the rate matches 1Mbps to 10Mbps respectively
	0x00 (default) for the rate is no limit (full 100Mbps)	0x00 (default) for the rate is no limit (full 10Mbps)
64 Kbps		0x65
128 Kbps		0x66
192 Kbps		0x67
256 Kbps	0x68	
320 Kbps	0x69	
384 Kbps	0x6A	
448 Kbps	0x6B	
512 Kbps	0x6C	
576 Kbps	0x6D	
640 Kbps		0x6E
704 Kbps	0x6F	
768 Kbps	0x70	
832 Kbps	0x71	
896 Kbps		0x72
960 Kbps		0x73

### Port 1 Ingress Rate Control Register 1 (0x076 - 0x077): P1IRCR1

This register contains the port 1 ingress rate limiting control bits for priority 3 and priority 2.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Ingress Data Rate Limit for Priority 3 Frames	
14-8	0x00	RW	Ingress priority 3 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	
7	0	RW	Reserved	
			Ingress Data Rate Limit for Priority 2 Frames	
6-0	0x00	RW	Ingress priority 2 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	

#### Port 1 Egress Rate Control Register 0 (0x078 – 0x079): P1ERCR0

This register contains the port 1 egress rate limiting control bits for priority 1 and priority 0.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Egress Data Rate Limit for Priority 1 Frames	
14-8	0x00	RW	Egress priority 1 frames will be limited or discarded as shown in Table 23	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	
			Egress Rate Limit Control Enable	
7	0	RW	1 = Enable egress rate limit control.	
			0 = Disable egress rate limit control.	
			Egress Data Rate Limit for Priority 0 Frames	
6-0	0x00	RW	Egress priority 0 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	

#### Port 1 Egress Rate Control Register 1 (0x07A - 0x07B): P1ERCR1

This register contains the port 1 egress rate limiting control bits for priority 3 and priority 2.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Egress Data Rate Limit for Priority 3 Frames	
14-8	0x00	RW	Egress priority 3 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	
7	0	RW	Reserved	
			Egress Data Rate Limit for Priority 2 Frames	
6-0	0x00	RW	Egress priority 2 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	

June 11, 2014 155 Revision 1.0

### Port 1 PHY Special Control/Status, LinkMD (0x07C - 0x07D): P1SCSLMD

This register contains the LinkMD control and status information of PHY 1.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	CDT_10m_Short	
15	U	RO	1 = Less than 10 meter short.	
			CDT_Result	
			[00] = Normal condition.	
14-13	00	RO	[01] = Open condition has been detected in cable.	
			[10] = Short condition has been detected in cable.	
			[11] = Cable diagnostic test has failed.	
			CDT_Enable	
12	0	RW/	<ul><li>1 = Cable diagnostic test is enabled. It is self- cleared after the CDT test is done.</li></ul>	
	O	SC	Indicates that the cable diagnostic test is completed and the status information is valid for reading.	
		RW	Force_Link	
11	0		Force link.	Bit [3] in P1PHYCTRL
''	U	KVV	1 = Force link pass.	BIL [3] III F IFFIT CIRL
			0 = Normal operation.	
10	1	RW	Reserved	
			Remote (Near-End) Loopback	
9	0	RW	1 = Perform remote loopback at port 1's PHY (RXP1/RXM1 -> TXP1/TXM1)	Bit [1] in P1PHYCTRL
			0 = Normal operation	
9_0	0,000	RO	CDT_Fault_Count	
8-0	0x000	KU	Distance to the fault. It's approximately 0.4m*CDT_Fault_Count.	

# Port 1 Control Register 4 (0x07E – 0x07F): P1CR4

This register contains control bits for the switch port 1 function.

Bit	Default	R/W	Description	Bit is Same As:	
15	0	RW	Reserved		
			Disable Transmit		
14	0	RW	1 = Disable the port's transmitter.	Bit [1] in P1MBCR	
			0 = Normal operation.		
			Restart Auto-Negotiation		
13	0	RW/SC	1 = Restart auto-negotiation.	Bit [9] in P1MBCR	
			0 = Normal operation.		
			Disable Far-End-Fault		
40	0	DW	1 = Disable far-end-fault detection.	Dia (O) in DAMPOD	
12	0	RW	0 = Normal operation.	Bit [2] in P1MBCR	
			For 100BASE-FX fiber mode operation.		
			Power Down		
11	0	RW	1 = Power down.	Dit [141] in D4MDCD	
''	0	U	KVV	0 = Normal operation.	Bit [11] in P1MBCR
			No change to registers setting.		
			Disable Auto MDI/MDI-X		
10	0	RW	1 = Disable Auto-MDI/MDI-X function.	Bit [3] in P1MBCR	
			0 = Enable Auto-MDI/MDI-X function.		
			Force MDI-X		
9	0	RW	1 = If Auto-MDI/MDI-X is disabled, force PHY into MDI-X mode.	Bit [4] in P1MBCR	
			0 = Do not force PHY into MDI-X mode.		
			Far-End Loopback		
			1 = Perform loopback, as indicated:		
8	0	RW	Start: RXP2/RXM2 (port 2).	Bit [14] in P1MBCR	
0	O	KVV	Loopback: PMD/PMA of port 1's PHY.	Bit [14] iii 1 1MBOIX	
			End: TXP2/TXM2 (port 2).		
			0 = Normal operation.		
			Auto-Negotiation Enable		
7	1	RW	1 = Auto-negotiation is enabled.	Bit [12] in P1MBCR	
			0 = Disable auto-negotiation, speed, and duplex are decided by bits[6:5] of the same register.		
			Force Speed		
6	1	RW	1 = Force 100BT if auto-negotiation is disabled (bit [7]).	Bit [13] in P1MBCR	
			0 = Force 10BT if auto-negotiation is disabled (bit [7]).		

### Port 1 Control Register 4 (0x07E – 0x07F): P1CR4 (Continued)

Bit	Default	R/W	Description	Bit is Same As:			
			Force Duplex				
_	_ 1	RW	1 = Force full-duplex if auto-negotiation is disabled.	DW OL: DW DOD			
5		KVV	0 = Force half-duplex if auto-negotiation is disabled.	Bit[ 8] in P1MBCR			
			It is always in half duplex if auto-negotiation is enabled but failed.				
			Advertised Flow Control Capability				
4	1	RW	1 = Advertise flow control (pause) capability.	Bit [10 ] in P1ANAR			
	·	IXVV	0 = Suppress flow control (pause) capability from transmission to link partner.				
			Advertised 100BT Full-Duplex Capability				
3	1	RW	1 = Advertise 100BT full-duplex capability.	Bit [8] in P1ANAR			
	'		0 = Suppress 100BT full-duplex capability from transmission to link partner.				
		RW	Advertised 100BT Half-Duplex Capability				
2	1		1 = Advertise 100BT half-duplex capability.	Bit [7] in P1ANAR			
	·		0 = Suppress 100BT half-duplex capability from transmission to link partner.	2.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1			
			Advertised 10BT Full-Duplex Capability				
1	1	RW	1 = Advertise 10BT full-duplex capability.	Bit [6] in P1ANAR			
	•		0 = Suppress 10BT full-duplex capability from transmission to link partner.				
			Advertised 10BT Half-Duplex Capability				
0	1	RW	1 = Advertise 10BT half-duplex capability.	Bit [5] in P1ANAR			
	'	1	'	i ixvv		0 = Suppress 10BT half-duplex capability from transmission to link partner.	טונינסן זודר דאואאוג

### Port 1 Status Register (0x080 - 0x081): P1SR

This register contains the status bits for the switch port 1 function.

Bit	Default	R/W	Description	Bit is Same As:
			HP_MDI-X	
15	1	RW	1 = HP Auto-MDI-X mode.	Bit [5] in P1MBCR
			0 = Micrel Auto-MDI-X mode.	
14	0	RO	Reserved	
			Polarity Reverse	
13	0	RO	1 = Polarity is reversed.	Bit [5] in P1PHYCTRL
			0 = Polarity is not reversed.	
			Transmit Flow Control Enable	
12	0	RO	1 = Transmit flow control feature is active.	
			0 = Transmit flow control feature is inactive.	
			Receive Flow Control Enable	
11	0	RO	1 = Receive flow control feature is active.	
			0 = Receive flow control feature is inactive.	

### Port 1 Status Register (0x080 – 0x081): P1SR (Continued)

Bit	Default	R/W	Description	Bit is Same As:	
			Operation Speed		
10	0	RO	1 = Link speed is 100 Mbps.		
			0 = Link speed is 10 Mbps.		
			Operation Duplex		
9	0	RO	1 = Link duplex is full.		
			0 = Link duplex is half.		
			Far-End Fault		
8	0	RO	1 = Far-end-fault detected.	Bit [4] in P1MBSR	
0	U	NO	0 = No far-end-fault detected.	BIT [4] III T TWIDGIN	
			For 100BASE-FX fiber mode operation.		
			MDI-X Status		
7	0	RO	0 = MDI.	Bit [4] in P1PHYCTRL	
			1 = MDI−X.		
			Auto-Negotiation Done		
6	0	RO	1 = Auto-negotiation done.	Bit [5] in P1MBSR	
			0 = Auto-negotiation not done.		
		RO	Link Status		
5	0		1 = Link good.	Bit [2] in P1MBSR	
			0 = Link not good.		
			Partner Flow Control Capability		
4	0	RO	1 = Link partner flow control (pause) capable.	Bi t [10] in P1ANLPR	
			0 = Link partner not flow control (pause) capable.		
			Partner 100BT Full-Duplex Capability		
3	0	0 RO	1 = Link partner 100BT full-duplex capable.	Bit [8] in P1ANLPR	
				0 = Link partner not 100BT full-duplex capable.	
			Partner 100BT Half-Duplex Capability		
2	0	RO	1 = Link partner 100BT half-duplex capable.	Bit [7] in P1ANLPR	
			0 = Link partner not 100BT half-duplex capable.		
			Partner 10BT Full-Duplex Capability		
1	0	RO	1 = Link partner 10BT full-duplex capable.	Bit [6] in P1ANLPR	
			0 = Link partner not 10BT full-duplex capable.		
			Partner 10BT Half-Duplex Capability		
0	0	0 RO	1 = Link partner 10BT half-duplex capable.	Bit [5] in P1ANLPR	
			0 = Link partner not 10BT half-duplex capable.		

0x082 - 0x083: Reserved

# **Port 2 Control Registers**

### Port 2 Control Register 1 (0x084 - 0x085): P2CR1

This register contains control bits for the switch port 2 function.

Bit	Default	R/W	Description
15	0	RO	Reserved
			Port 2 LED Direct Control
			These bits directly control the port 2 LED pins.
			0xx = Normal LED function as set up via Reg. 0x00E - 0x00F, Bits [9:8].
14 - 12	000	R/W	100 = Both port 2 LEDs off.
			101 = Port 2 LED1 off, LED0 on.
			110 = Port 2 LED1 on, LED0 off.
			111 = Both port 2 LEDs on.
			Source Address Filtering Enable MAC Address 2
11	0	RW	1 = Enable the source address filtering function when the SA matches the MAC Address 2 in SAFMACA2 (0x0B6 – 0x0BB).
			0 = Disable source address filtering function.
			Source Address Filtering Enable for MAC Address 1
10	0	RW	1 = Enable the source address filtering function when the SA matches the MAC Address 1 in SAFMACA1 (0x0B0 – 0x0B5).
			0 = Disable source address filtering function.
			Drop Tagged Packet Enable
9	0	RW	1 = Enable to drop tagged ingress packets.
			0 = Disable to drop tagged ingress packets.
			TX Two Queues Select Enable
8	0	RW	1 = The port 2 output queue is split into two priority queues (q0 and q1)
_	-		0 = Single output queue on port 2. There is no priority differentiation even though packets are classified into high or low priority.
			Broadcast Storm Protection Enable
7	0	RW	1 = Enable broadcast storm protection for ingress packets on port 2.
			0 = Disable broadcast storm protection.
			Diffserv Priority Classification Enable
6	0	RW	1 = Enable DiffServ priority classification for ingress packets on port 2.
			0 = Disable DiffServ function.
			802.1p Priority Classification Enable
5	0	RW	1 = Enable 802.1p priority classification for ingress packets on port 2.
			0 = Disable 802.1p.

# Port 2 Control Register 1 (0x084 – 0x085): P2CR1 (Continued)

Bit	Default	R/W	Description	
			Port-Based Priority Classification	
			00 = Ingress packets on port 2 are classified as priority 0 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.	
			01 = Ingress packets on port 2 are classified as priority 1 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.	
4-3	00	RW	10 = Ingress packets on port 2 are classified as priority 2 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.	
			11 = Ingress packets on port 2 are classified as priority 3 queue if "Diffserv" or "802.1p" classification is not enabled or fails to classify.	
			Note: "DiffServ", "802.1p" and port priority can be enabled at the same time. The OR'ed result of 802.1p and DSCP overwrites the port priority.	
	0	RW	Tag Insertion	
2			1 = When packets are output on port 2, the switch adds 802.1p/q tags to packets without 802.1p/q tags when received. The switch will not add tags to packets already tagged. The tag inserted is the ingress port's "port VID".	
			0 = Disable tag insertion.	
		RW	Tag Removal	
1	0		1 = When packets are output on port 2, the switch removes 802.1p/q tags from packets with 802.1p/q tags when received. The switch will not modify packets received without tags.	
			0 = Disable tag removal.	
			TX Multiple Queues Select Enable	
0	0	0 RW	1 = The port 2 output queue is split into four priority queues (q0, q1, q2 and q3).	
			0 = Single output queue on port 2. There is no priority differentiation even though packets are classified into high or low priority.	

# Port 2 Control Register 2 (0x086 – 0x087): P2CR2

This register contains the control bits for the switch port 2 function.

Bit	Default	R/W	Description		
15	0	RW	Reserved		
			Ingress VLAN Filtering		
14	14 0		1 = The switch discards packets whose VID port membership in VLAN table bits[18:16] does not include the ingress port VID.		
			0 = No ingress VLAN filtering.		
			Discard Non PVID Packets		
13	0	RW	1 = The switch discards packets whose VID does not match the ingress port default VID.		
			0 = No packets are discarded.		
			Force Flow Control		
12	0	RW	1 = Always enable flow control on the port, regardless of auto-negotiation result.		
			0 = The flow control is enabled based on auto-negotiation result.		
			Back-Pressure Enable		
11	0	RW	1 = Enable port's half-duplex back pressure.		
			0 = Disable port's half-duplex back pressure.		
			Transmit Enable		
10	1	RW	1 = Enable packet transmission on the port.		
			0 = Disable packet transmission on the port.		
			Receive Enable		
9	9 1		1 = Enable packet reception on the port.		
			0 = Disable packet reception on the port.		
			Learning Disable		
8	0	RW	1 = Disable switch address learning capability.		
			0 = Enable switch address learning.		
			Sniffer Port		
7	0	RW	1 = Port is designated as a sniffer port and transmits packets that are monitored.		
			0 = Port is a normal port.		
			Receive Sniff		
6	0	RW	1 = All packets received on the port are marked as "monitored packets" and forwarded to the designated "sniffer port."		
			0 = No receive monitoring.		
			Transmit Sniff		
5	5 0 R		1 = All packets transmitted on the port are marked as "monitored packets" and forwarded to the designated "sniffer port."		
			0 = No transmit monitoring.		
4	0	RW	Reserved		

#### Port 2 Control Register 2 (0x086 – 0x087): P2CR2 (Continued)

Bit	Default	R/W	Description	
			User Priority Ceiling	
		1 = If the packet's "priority field" is greater than the "user priority field" in the port VID control register bit[15:13], replace the packet's "priority field" with the "user priority field" in the port VID control register bit[15:13].		
			0 = Do not compare and replace the packet's "priority field."	
			Port VLAN Membership	
		RW	Define the port's port VLAN membership. Bit [2] stands for the host port, bit [1] for port 2, and bit[] for port 1. The port can only communicate within the membership. A '1' includes a port in the membership; a '0' excludes a port from the membership.	

### Port 2 VID Control Register (0x088 - 0x089): P2VIDCR

This register contains control bits for the switch port 2 function.

This P2VIDCR Control register serves two purposes:

- 1. Associated with the ingress untagged packets, and used for egress tagging.
- 2. Default VID for the ingress untagged or null-VID-tagged packets, and used for address lookup

Bit	Default	R/W	Description	
15-13	000	RW	Default Tag[15:13]	
15-13			Port's default tag, containing "User Priority Field" bits.	
40	0	DIA	Default Tag[12]	
12		0	0 RW	Port's default tag, containing CFI bit.
11 0	0x001	0004 PW	Default Tag[11:0]	
11-0		UXUUT	0X001	RW

### Port 2 Control Register 3 (0x08A - 0x08B): P2CR3

This register contains control bits for the switch port 2 function.

Bit	Default	R/W	Description	
15-5	0x000	RO	Reserved	
4	0	RW	Reserved	
	00	00 RW	Ingress Limit Mode	
			These bits determine what kinds of frames are limited and counted against ingress rate limiting as follows:	
3-2			00 = Limit and count all frames.	
			01 = Limit and count Broadcast, Multicast, and flooded Unicast frames.	
			10 = Limit and count Broadcast and Multicast frames only.	
			11 = Limit and count Broadcast frames only.	

### Port 2 Control Register 3 (0x08A – 0x08B): P2CR3 (Continued)

Bit	Default	R/W	Description	
			Count Inter Frame Gap	
			Count IFG Bytes.	
1	0	RW	1 = Each frame's minimum inter frame gap.	
	Ç		IFG bytes (12 per frame) are included in ingress and egress rate limiting calculations.	
			0 = IFG bytes are not counted.	
	0	RW	Count Preamble	
			Count preamble Bytes.	
0			1 = Each frame's preamble bytes (8 per frame) are included in ingress and egress rate limiting calculations.	
			0 = Preamble bytes are not counted.	

### Port 2 Ingress Rate Control Register 0 (0x08C - 0x08D): P2IRCR0

This register contains the port 2 ingress rate limiting control bits for priority 1 and priority 0.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Ingress Data Rate Limit for Priority 1 Frames	
14-8	0x00	RW	Ingress priority 1 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or100 Mbps with no limit.	
7	0	RW	Reserved	
	Ingress Data Rate Limit for Priority 0 Frames		Ingress Data Rate Limit for Priority 0 Frames	
6-0 0x00 RW Ingress priority 0 frames will be limited or discarded as shown in the Table 23 Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.		Ingress priority 0 frames will be limited or discarded as shown in the Table 23.		
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	

#### Port 2 Ingress Rate Control Register 1 (0x08E - 0x08F): P2IRCR1

This register contains the port 2 ingress rate limiting control bits for priority 3 and priority 2 frames.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Ingress Data Rate Limit for Priority 3 Frames	
14-8	0x00	x00 RW Ingress priority 3 frames will be limited or discarded as shown in the Table 23.		
			Note: The default value 0x00 is full rate at 10 Mbps or 100 Mbps with no limit.	
7	0	RW	Reserved	
	Ingress Data Rate Limit for Priority 2 Frames		Ingress Data Rate Limit for Priority 2 Frames	
		RW	Ingress priority 2 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10 Mbps or 100 Mbps with no limit.	

### Port 2 Egress Rate Control Register 0 (0x090 - 0x091): P2ERCR0

This register contains the port 2 egress rate limiting control bits for priority 1 and priority 0 frames.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Egress Data Rate Limit for Priority 1 Frames	
14-8	0x00	RW	Egress priority 1 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	
			Egress Rate Limit Control Enable	
7 0 RW 1 = Enable egre		RW	1 = Enable egress rate limit control.	
			0 = Disable egress rate limit control.	
			Egress Data Rate Limit for Priority 0 Frames	
6-0	0x00	RW	Egress priority 0 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	

#### Port 2 Egress Rate Control Register 1 (0x092 - 0x093): P2ERCR1

This register contains the port 2 egress rate limiting control bits for priority 3 and priority 2 frames.

Bit	Default	R/W	Description	
15	0	RW	Reserved	
			Egress Data Rate Limit for Priority 3 Frames	
14-8	0x00	RW	Egress priority 3 frames will be limited or discarded as shown in the Table 23.	
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	
7	0	RW	Reserved	
			Egress Data Rate Limit for Priority 2 Frames	
6-0 0x00 RW Egress priority 2 frames will be limited or discarded as shown in the Table 23.  Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.		Egress priority 2 frames will be limited or discarded as shown in the Table 23.		
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.	

June 11, 2014 165 Revision 1.0

### Port 2 PHY Special Control/Status, LinkMD (0x094 - 0x095): P2SCSLMD

This register contains the LinkMD control and status information of PHY 2.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RO	CDT_10m_Short	
15	0	RO	1 = Less than 10 meter short.	
			CDT_Result	
			[00] = Normal condition.	
14-13	00	RO	[01] = Open condition has been detected in cable.	
			[10] = Short condition has been detected in cable.	
			[11] = Cable diagnostic test has failed.	
			CDT_Enable	
12	0	RW/ SC	<ul><li>1 = Cable diagnostic test is enabled. It is self- cleared after the CDT test is done.</li></ul>	
			O = Indicates that the cable diagnostic test is completed and the status information is valid for reading.	
		RW	Force_Link	
11	0		1 = Force link pass.	Bit [3] in P2PHYCTRL
			0 = Normal operation.	
10	1	RW	Reserved	
		0 RW 1 = Perform remote TXP2/TXM2)	Remote (Near-End) Loopback	
9	0		1 = Perform remote loopback at port 2's PHY (RXP2/RXM2 -> TXP2/TXM2)	Bit [1] in P2PHYCTRL
			0 = Normal operation	
9_0	0,000	PO.	CDT_Fault_Count	
8-0	0x000	(000 RO	Distance to the fault. It's approximately 0.4m*CDT_Fault_Count.	

# Port 2 Control Register 4 (0x096 - 0x097): P2CR4

This register contains the control bits for the switch port 2 function.

Bit	Default	R/W	Description	Bit is Same As:
15	0	RW	Reserved	
			Disable Transmit	
14	0	RW	1 = Disable the port's transmitter.	Bit[1] in P2MBCR
			0 = Normal operation.	
			Restart Auto-Negotiation	
13	0	RW/SC	1 = Restart auto-negotiation.	Bit [9] in P2MBCR
			0 = Normal operation.	
			Disable Far-End-Fault	
40	0	DW	1 = Disable far-end-fault detection.	Dit folia DOMDOD
12	0	RW	0 = Normal operation.	Bit [2] in P2MBCR
			For 100BASE-FX fiber mode operation.	
			Power Down	
44	0	DW	1 = Power down.	Dit [44] in DOMDOD
11	0	RW	0 = Normal operation.	Bit [11] in P2MBCR
			No change to registers setting	
		RW	Disable Auto-MDI/MDI-X	Bit [3] in P2MBCR
10	0		1 = Disable Auto-MDI/MDI-X function.	
			0 = Enable Auto-MDI/MDI-X function.	
			Force MDI-X	
9	0	RW	1 = If Auto-MDI/MDI-X is disabled, force PHY into MDI-X mode.	Bit [4] in P2MBCR
			0 = Do not force PHY into MDI-X mode.	
			Far-End Loopback	
			1 = Perform loopback, as indicated:	
8	0	RW	Start: RXP1/RXM1 (port 1).	Bit [14] in P2MBCR
	U	IXVV	Loopback: PMD/PMA of port 2's PHY.	Dit [14] III I ZIVIDOIX
			End: TXP1/TXM1 (port 1).	
			0 = Normal operation.	
			Auto-Negotiation Enable	
7	1	RW	1 = Auto-negotiation is enabled.	Bit [12] in P2MBCR
	ı	1200	0 = Disable auto-negotiation, speed, and duplex are decided by bits[6:5] of the same register.	
			Force Speed	
6	1	RW	1 = Force 100BT if auto-negotiation is disabled (bit [7]).	Bit [13] in P2MBCR
			0 = Force 10BT if auto-negotiation is disabled (bit [7]).	

# Port 2 Control Register 4 (0x096 – 0x097): P2CR4 (Continued)

Bit	Default	R/W	Description	Bit is Same As:		
			Force Duplex			
5	1	RW	1 = Force full duplex if auto-negotiation is disabled.	Dit [0] in DOMDCD		
5	ı	KVV	0 = Force half duplex if auto-negotiation is disabled.	Bit [8] in P2MBCR		
			It is always in half duplex if auto-negotiation is enabled but failed.			
			Advertised Flow Control Capability			
4	1	RW	1 = Advertise flow control (pause) capability.	Bit [10] in P2ANAR		
		1000	0 = Suppress flow control (pause) capability from transmission to link partner.			
			Advertised 100BT Full-Duplex Capability			
3	1	1 RW	1 = Advertise 100BT full-duplex capability.	Bit [8] in P2ANAR		
	'		0 = Suppress 100BT full-duplex capability from transmission to link partner.	5. (c) 2		
			Advertised 100BT Half-Duplex Capability			
2	1	1 RW	1 RW 1 = Advertise 100BT half-duplex capability.	Bit [7] in P2ANAR		
					0 = Suppress 100BT half-duplex capability from transmission to link partner.	5K[1] 1 2 4 (
		RW	Advertised 10BT Full-Duplex Capability			
1	1		1 = Advertise 10BT full-duplex capability.	Bit [6] in P2ANAR		
	1		0 = Suppress 10BT full-duplex capability from transmission to link partner.			
			Advertised 10BT Half-Duplex Capability			
0	1	1 RW 1 = Advertise 10BT half-duplex capability.	1 = Advertise 10BT half-duplex capability.	Bit [5] in P2ANAR		
	1	'	1		0 = Suppress 10BT half-duplex capability from transmission to link partner.	Sit [0] iii 2 iiiii

# Port 2 Status Register (0x098 – 0x099): P2SR

This register contains the status bits for the switch port 2 function.

Bit	Default	R/W	Description	Bit is Same As:	
			HP_MDIX		
15	1	1 RW	1 = HP Auto-MDI-X mode.	Bit [5] in P2MBCR	
			0 = Micrel Auto MDI-X mode.		
14	0	RO	Reserved		
			Polarity Reverse		
13	0	RO	1 = Polarity is reversed.	Bit [5] in P2PHYCTRL	
			0 = Polarity is not reversed.		
			Transmit Flow Control Enable		
12	0	RO	1 = Transmit flow control feature is active.		
			0 = Transmit flow control feature is inactive.		
			Receive Flow Control Enable		
11	0	RO	1 = Receive flow control feature is active.		
			0 = Receive flow control feature is inactive.		
			Operation Speed		
10	0	RO	1 = Link speed is 100Mbps.		
			0 = Link speed is 10Mbps.		
		0 RO	Operation Duplex		
9	0		1 = Link duplex is full.		
			0 = Link duplex is half.		
			Far-End Fault		
8	Λ B	0	0 RO	1 = Far-end-fault detected.	Bit [4] in P2MBSR
0	U	RO	0 = No far-end-fault detected.	BIL [4] III FZIVIBSK	
			For 100BASE-FX fiber mode operation.		
			MDI-X Status		
7	0	RO	0 = MDI.	Bit [4] in P2PHYCTRL	
			1 = MDI-X.		
			Auto-Negotiation Done		
6	0	RO	1 = Auto-negotiation done.	Bit [5] in P2MBSR	
			0 = Auto-negotiation not done.		
			Link Status		
5	0	RO	1 = Link good.	Bit [2] in P2MBSR	
			0 = Link not good.		
			Partner Flow Control Capability		
4	0	RO	1 = Link partner flow control (pause) capable.	Bit [10] in P2ANLPR	
			0 = Link partner not flow control (pause) capable.		
			Partner 100BT Full-Duplex Capability		
3	0	RO	1 = Link partner 100BT full-duplex capable.	Bit [8] in P2ANLPR	
			0 = Link partner not 100BT full-duplex capable.		

# Port 2 Status Register (0x098 – 0x099): P2SR (Continued)

Bit	Default	R/W	Description	Bit is Same As:
			Partner 100BT Half-Duplex Capability	
2	0	RO	1 = Link partner 100BT half-duplex capable.	Bit [7] in P2ANLPR
			0 = Link partner not 100BT half-duplex capable.	
			Partner 10BT Full-Duplex Capability	
1	0	0 RO	1 = Link partner 10BT full-duplex capable.	Bit [6] in P2ANLPR
			0 = Link partner not 10BT full-duplex capable.	
			Partner 10BT Half-Duplex Capability	
0	0	RO	1 = Link partner 10BT half-duplex capable.	Bit [5] in P2ANLPR
			0 = Link partner not 10BT half-duplex capable.	

0x09A - 0x09B: Reserved

# **Port 3 Control Registers**

### Port 3 Control Register 1 (0x09C - 0x09D): P3CR1

This register contains control bits for the switch port 3 function.

Bit	Default	R/W	Description	
15-10	0x00	RO	Reserved	
			Drop Tagged Packet Enable	
9	0	RW	1 = Enable to drop tagged ingress packets.	
			0 = Disable to drop tagged ingress packets.	
			TX Two Queues Select Enable	
8	0	RW	1 = The port 3 output queue is split into two priority queues (q0 and q1).	
			0 = Single output queue on port 3. There is no priority differentiation even though packets are classified into high or low priority.	
			Broadcast Storm Protection Enable	
7	0	RW	1 = Enable broadcast storm protection for ingress packets on port 3.	
			0 = Disable broadcast storm protection.	
			Diffserv Priority Classification Enable	
6	0	RW	1 = Enable DiffServ priority classification for ingress packets on port 3.	
			0 = Disable DiffServ function.	
			802.1p Priority Classification Enable	
5	0	RW	1 = Enable 802.1p priority classification for ingress packets on port 3.	
			0 = Disable 802.1p.	
			Port-Based Priority Classification	
				00 = Ingress packets on port 3 are classified as priority 0 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.
			01 = Ingress packets on port 3 are classified as priority 1 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.	
4-3	00	RW	10 = Ingress packets on port 3 are classified as priority 2 queue if "DiffServ" or "802.1p" classification is not enabled or fails to classify.	
			11 = Ingress packets on port 3 are classified as priority 3 queue if "Diffserv" or "802.1p" classification is not enabled or fails to classify.	
			Note: "DiffServ", "802.1p" and port priority can be enabled at the same time. The OR'ed result of 802.1p and DSCP overwrites the port priority.	
			Tag Insertion	
2	0	RW	1 = When packets are output on port 3, the switch adds 802.1p/q tags to packets without 802.1p/q tags when received. The switch will not add tags to packets already tagged. The tag inserted is the ingress port's "port VID".	
			0 = Disable tag insertion.	
			Tag Removal	
1	0	RW	1 = When packets are output on port 3, the switch removes 802.1p/q tags from packets with 802.1p/q tags when received. The switch will not modify packets received without tags.	
			0 = Disable tag removal.	

### Port 3 Control Register 1 (0x09C – 0x09D): P3CR1 (Continued)

Bit	Default	R/W	Description
			TX Multiple Queues Select Enable
0	0 0	RW	1 = The port 3 output queue is split into four priority queues (q0, q1, q2 and q3).
			<ul><li>0 = Single output queue on port 3. There is no priority differentiation even though packets are classified into high or low priority.</li></ul>

### Port 3 Control Register 2 (0x09E - 0x09F): P3CR2

This register contains control bits for the switch port 3 function.

Bit	Default	R/W	Description
15	0	RW	Reserved
			Ingress VLAN Filtering
14	0	RW	1 = The switch discards packets whose VID port membership in VLAN table bits[18:16] does not include the ingress port VID.
			0 = No ingress VLAN filtering.
			Discard Non PVID Packets
13	0	RW	1 = The switch discards packets whose VID does not match the ingress port default VID.
			0 = No packets are discarded.
12	0	RW	Reserved
			Back Pressure Enable
11	0	RW	1 = Enable port's half-duplex back pressure.
			0 = Disable port's half-duplex back pressure.
			Transmit Enable
10	1	RW	1 = Enable packet transmission on the port.
			0 = Disable packet transmission on the port.
			Receive Enable
9	1	RW	1 = Enable packet reception on the port.
			0 = Disable packet reception on the port.
			Learning Disable
8	0	RW	1 = Disable switch address learning capability.
			0 = Enable switch address learning.
			Sniffer Port
7	0	RW	1 = Port is designated as a sniffer port and transmits packets that are monitored.
			0 = Port is a normal port.
			Receive Sniff
6	0	RW	1 = All packets received on the port are marked as "monitored packets" and forwarded to the designated "sniffer port."
			0 = No receive monitoring.
			Transmit Sniff
5	0	RW	1 = All packets transmitted on the port are marked as "monitored packets" and forwarded to the designated "sniffer port."
			0 = No transmit monitoring.

### Port 3 Control Register 2 (0x09E - 0x09F): P3CR2 (Continued)

Bit	Default	R/W	Description
4	0	RW	Reserved
			User Priority Ceiling
3	0	RW	1 = If the packet's "priority field" is greater than the "user priority field" in the port VID control register bit[15:13], replace the packet's "priority field" with the "user priority field" in the port VID control register bit[15:13].
			0 = Do not compare and replace the packet's "priority field."
			Port VLAN Membership
2-0	111	RW	Define the port's port VLAN membership. Bit [2] stands for the host port, bit [1] for port 2, and bit [0] for port 1. The port can only communicate within the membership. A '1' includes a port in the membership; a '0' excludes a port from the membership.

### Port 3 VID Control Register (0x0A0 - 0x0A1): P3VIDCR

This register contains control bits for the switch port 3 function.

This P3VIDCR Control register serves two purposes:

- 1. Associated with the ingress untagged packets, and used for egress tagging.
- 2. Default VID for the ingress untagged or null-VID-tagged packets, and used for address lookup

Bit	Default	R/W	Description		
45 40	000	DW	Default Tag[15:13]		
15-13	000	000	000	RW	Port's default tag, containing "User Priority Field" bits.
12	0	RW	Default Tag[12]		
12		U	KVV	Port's default tag, containing CFI bit.	
11-0	0,001	DW	Default Tag[11:0]		
11-0	0x001	RW	Port's default tag, containing VID[11:0].		

### Port 3 Control Register 3 (0x0A2 – 0x0A3): P3CR3

This register contains control bits for the switch port 3 function.

Bit	Default	R/W	Description
15-8	0x00	RO	Reserved
7	0	RW	Reserved
6-4	000	RW	Reserved
			Ingress Limit Mode
			These bits determine what kinds of frames are limited and counted against ingress rate limiting as follows:
3-2	00	RW	00 = Limit and count all frames.
			01 = Limit and count Broadcast, Multicast, and flooded Unicast frames.
			10 = Limit and count Broadcast and Multicast frames only.
			11 = Limit and count Broadcast frames only.
			Count Inter Frame Gap
			Count IFG Bytes.
1	0	RW	1 = Each frame's minimum inter frame gap.
			IFG bytes (12 per frame) are included in ingress and egress rate limiting calculations.
			0 = IFG bytes are not counted.
			Count Preamble
			Count preamble Bytes.
0	0	RW	1 = Each frame's preamble bytes (8 per frame) are included in ingress and egress rate limiting calculations.
			0 = Preamble bytes are not counted.

#### Port 3 Ingress Rate Control Register 0 (0x0A4 – 0x0A5): P3IRCR0

This register contains the port 3 ingress rate limiting control bits for priority 1 and priority 0.

Bit	Default	R/W	Description
15	0	RW	Reserved
			Ingress Data Rate Limit for Priority 1 Frames
14-8	0x00	RW	Ingress priority 1 frames will be limited or discarded as shown in the Table 23.
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.
7	0	RW	Reserved
			Ingress Data Rate Limit for Priority 0 Frames
6-0	0x00	RW	Ingress priority 0 frames will be limited or discarded as shown in the Table 23.
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.

### Port 3 Ingress Rate Control Register 1 (0x0A6 - 0x0A7): P3IRCR1

This register contains the port 3 ingress rate limiting control bits for priority 3 and priority 2.

Bit	Default	R/W	Description
15	0	RW	Reserved
			Ingress Data Rate Limit for Priority 3 Frames
14-8	0x00	RW	Ingress priority 3 frames will be limited or discarded as shown in Table 23.
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.
7	0	RW	Reserved
			Ingress Data Rate Limit for Priority 2 Frames
6-0	0x00	RW	Ingress priority 2 frames will be limited or discarded as shown in the Table 23.
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.

#### Port 3 Egress Rate Control Register 0 (0x0A8 - 0x0A9): P3ERCR0

This register contains the port 3 egress rate limiting control bits for priority 1 and priority 0.

Bit	Default	R/W	Description
15	0	RW	Reserved
			Egress Data Rate Limit for Priority 1 Frames
14-8	0x00	RW	Egress priority 1 frames will be limited or discarded as shown in the Table 23.
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.
			Egress Rate Limit Control Enable
7	0	RW	1 = Enable egress rate limit control.
			0 = Disable egress rate limit control.
			Egress Data Rate Limit for Priority 0 Frames
6-0	0x00	RW	Egress priority 0 frames will be limited or discarded as shown in the Table 23.
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.

#### Port 3 Egress Rate Control Register 1 (0x0AA - 0x0AB): P3ERCR1

This register contains the port 3 egress rate limiting control bits for priority 3 and priority 2.

Bit	Default	R/W	Description		
15	0	RW	Reserved		
			Egress Data Rate Limit for Priority 3 Frames		
14-8	0x00	RW	Egress priority 3 frames will be limited or discarded as shown in the Table 23.		
			Note: The default value 0x00 is full rate at 10Mbps or 10Mbps with no limit.		
7	0	RW	Reserved		
			Egress Data Rate Limit for Priority 2 Frames		
6-0	0x00	RW	Egress priority 2 frames will be limited or discarded as shown in the Table 23.		
			Note: The default value 0x00 is full rate at 10Mbps or 100Mbps with no limit.		

June 11, 2014 175 Revision 1.0

# **Switch Global Control Registers**

### Switch Global Control Register 8 (0x0AC - 0x0AD): SGCR8

This register contains the global control bits for the switch function.

Bit	Default	R/W	Description
			Two Queue Priority Mapping
			These bits determine the mapping between the priority of the incoming frames and the destination on- chip queue in a two queue configuration which uses egress queues 0 and 1.
			'00' = Egress Queue 1 receives priority 3 frames Egress Queue 0 receives priority 0, 1, 2 frames
15-14	10	RW	'01' = Egress Queue 1 receives priority 1, 2, 3 frames Egress Queue 0 receives priority 0 frames
			'10' = Egress Queue 1 receives priority 2, 3 frames Egress Queue 0 receives priority 0, 1 frames
			'11' = Egress Queue 1 receives priority 1, 2, 3 frames Egress Queue 0 receives priority 0 frames
13-11	000	RO	Reserved
	0	RW/ SC	Flush Dynamic MAC Table
10			Before flushing the dynamic MAC table, switch address learning must be disabled by setting bit[8] in the P1CR2, P2CR2 and P3CR2 registers.
			Flush Static MAC Table
9	0	RW	1 = Enable flush static MAC table for spanning tree application
			0 = Disable flush static MAC table for spanning tree application
			Port 3 Tail Tag Mode Enable
8	0	RW	1 = Enable tail tag mode
			0 = Disable tail tag mode
			Force PAUSE Off Iteration Limit Time Enable
7-0	0x00	RW	0x01 – 0xFF = Enable to force PAUSE off iteration limit time (a unit number is 160ms)
			0x00 = Disable Force PAUSE Off Iteration Limit

# Switch Global Control Register 9 (0x0AE – 0x0AF): SGCR9

This register contains the global control bits for the switch function.

Bit	Default	R/W	Description
15-11	0x00	RO	Reserved
			Forwarding Invalid Frame
10-8	000	RW	Define the forwarding port for frame with invalid VID. Bit [10] stands for the host port, bit [9] for port 2, and bit [8] for port 1.
7-6	00	RW	Reserved
			Enable Insert Source Port PVID Tag when Untagged Frame from Port 3 to Port 2
5	0	RW	1 = Enable
			0 = Disable
			Enable Insert Source Port PVID Tag when Untagged Frame from Port 3 to Port 1
4	0	RW	1 = Enable
			0 = Disable
			Enable Insert Source Port PVID Tag when Untagged Frame from Port 2 to Port 3
3	0	RW	1 = Enable
			0 = Disable
			Enable Insert Source Port PVID Tag when Untagged Frame from Port 2 to Port 1
2	0	RW	1 = Enable
			0 = Disable
			Enable Insert Source Port PVID Tag when Untagged Frame from Port 1 to Port 3
1	0	RW	1 = Enable
			0 = Disable
			Enable Insert Source Port PVID Tag when Untagged Frame from Port 1 to Port 2
0	0	RW	1 = Enable
			0 = Disable

### **Source Address Filtering Registers**

#### Source Address Filtering MAC Address 1 Register Low (0x0B0 - 0x0B1): SAFMACA1L

Register bit fields for the low word of MAC Address 1.

Bit	Default Value	R/W	Description
15-0	0,,000	DW	Source Filtering MAC Address1 Low
15-0	0x0000	RW	The least significant word of MAC Address 1.

#### Source Address Filtering MAC Address 1 Register Middle (0x0B2 – 0x0B3): SAFMACA1M

Register bit fields for the middle word of MAC Address 1.

Bit	Default Value	R/W	Description
15-0	0,4000	RW	Source Filtering MAC Address Middle 1
15-0	0x0000		The middle word of MAC Address 1.

#### Source Address Filtering MAC Address 1 Register High (0x0B4 – 0x0B5): SAFMACA1H

Register bit fields for the high word of MAC Address 1.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	Source Filtering MAC Address High 1
15-0	0x0000		The most significant word of MAC Address 1.

#### Source Address Filtering MAC Address 2 Register Low (0x0B6 - 0x0B7): SAFMACA2L

Register bit fields for the low word of MAC Address 2.

Bit	Default Value	R/W	Description
15-0	0,4000	RW	Source Filtering MAC Address Low 2
15-0	0x0000		The least significant word of MAC Address 2.

#### Source Address Filtering MAC Address 2 Register Middle (0x0B8 - 0x0B9): SAFMACA2M

Register bit fields for the middle word of MAC Address 2.

Bit	Default Value	R/W	Description
15.0	0,0000	RW	Source Filtering MAC Address Middle 2
15-0	0x0000		The middle word of MAC Address 2.

# Source Address Filtering MAC Address 2 Register High (0x0BA – 0x0BB): SAFMACA2H

Register bit fields for the high word of MAC Address 2.

Bit	Default Value	R/W	Description
15.0	5-0 0x0000	DW	Source Filtering MAC Address High 2
15-0		0x0000 RW	The most significant word of MAC Address 2.

0x0BC - 0x0C7: Reserved

# **TXQ Rate Control Registers**

### Port 1 TXQ Rate Control Register 1 (0x0C8 - 0x0C9): P1TXQRCR1

This register contains the q2 and q3 rate control bits for port 1.

Bit	Default Value	R/W	Description
			Port 1 Transmit Queue 2 (high) Ratio Control
15	1	RW	0 = Strict priority. Port 1 will transmit all the packets from this priority queue 2 before transmit lower priority queue.
			1 = Bit[14:8] reflect the number of packets allow to transmit from this priority queue 2 within a certain time.
			Port 1 Transmit Queue 2 (high) Ratio
14-8	0x04	RW	This ratio indicates the number of packet for high-priority packet can transmit within a given period.
	1	RW	Port 1 Transmit Queue 3 (highest) Ratio Control
7			0 = Strict priority. Port 1 will transmit all the packets from this priority queue 3 before transmit lower priority queue.
			1 = Bit[6:0] reflect the number of packets allow to transmit from this priority queue 3 within a certain time.
		RW	Port 1 Transmit Queue 3 (highest) Ratio
6-0	0x08		This ratio indicates the number of packet for highest priority packet can transmit within a given period.

#### Port 1 TXQ Rate Control Register 2 (0x0CA – 0x0CB): P1TXQRCR2

This register contains the q0 and q1 rate control bits for port 1.

Bit	Default Value	R/W	Description
		RW	Port 1 Transmit Queue 0 (lowest) Ratio Control
15	1		0 = Strict priority. Port 1 will transmit all the packets from this priority queue 0 after transmit higher priority queue.
			1 = Bit[14:8] reflect the number of packets allow to transmit from this priority queue 0 within a certain time.
			Port 1 Transmit Queue 0 (lowest) Ratio
14-8	0x01	RW	This ratio indicates the number of packet for lowest priority packet can transmit within a given period.
		RW	Port 1 Transmit Queue 1 (low) Ratio Control
7	1		0 = Strict priority. Port 1 will transmit all the packets from this priority queue 1 before transmit lower priority queue.
			1 = Bit[6:0] reflect the number of packets allow to transmit from this priority queue 1 within a certain time.
	0x02	RW	Port 1 Transmit Queue 1 (low) Ratio
6-0			This ratio indicates the number of packet for low priority packet can transmit within a given period.

June 11, 2014 180 Revision 1.0

# Port 2 TXQ Rate Control Register 1 (0x0CC - 0x0CD): P2TXQRCR1

This register contains the q2 and q3 rate control bits for port 2.

Bit	Default Value	R/W	Description
			Port 2 Transmit Queue 2 (high) Ratio Control
15	1	RW	0 = Strict priority. Port 2 will transmit all the packets from this priority queue 2 before transmit lower priority queue.
			1 = Bit[14:8] reflect the number of packets allow to transmit from this priority queue 2 within a certain time.
			Port 2 Transmit Queue 2 (high) Ratio
14-8	0x04	RW	This ratio indicates the number of packet for high priority packet can transmit within a given period.
			Port 2 Transmit Queue 3 (highest) Ratio Control
7	1	RW	0 = Strict priority. Port 2 will transmit all the packets from this priority queue 3 before transmit lower priority queue.
			1 = Bit[6:0] reflect the number of packets allow to transmit from this priority queue 3 within a certain time.
			Port 2 Transmit Queue 3 (highest) Ratio
6-0	0x08	RW	This ratio indicates the number of packet for highest priority packet can transmit within a given period.

## Port 2 TXQ Rate Control Register 2 (0x0CE – 0x0CF): P2TXQRCR2

This register contains the q0 and q1 rate control bits for port 2.

Bit	Default Value	R/W	Description
			Port 2 Transmit Queue 0 (lowest) Ratio Control
15	1	RW	0 = Strict priority. Port 2 will transmit all the packets from this priority queue 0 after transmit higher priority queue.
			1 = Bit[14:8] reflect the number of packets allow to transmit from this priority queue 0 within a certain time.
			Port 2 Transmit Queue 0 (lowest) Ratio
14-8	0x01	RW	This ratio indicates the number of packet for lowest priority packet can transmit within a given period.
			Port 2 Transmit Queue 1 (low) Ratio Control
7	1	RW	0 = Strict priority. Port 2 will transmit all the packets from this priority queue 1 before transmit lower priority queue.
			1 = Bit[6:0] reflect the number of packets allow to transmit from this priority queue 1 within a certain time.
			Port 2 Transmit Queue 1 (low) Ratio
6-0	0x02	RW	This ratio indicates the number of packet for low priority packet can transmit within a given period.

June 11, 2014 181 Revision 1.0

# Port 3 TXQ Rate Control Register 1 (0x0D0 - 0x0D1): P3TXQRCR1

This register contains the q2 and q3 rate control bits for port 3.

Bit	Default Value	R/W	Description
			Port 3 Transmit Queue 2 (high) Ratio Control
15	1	RW	0 = Strict priority. Port 3 will transmit all the packets from this priority queue 2 before transmit lower priority queue.
			1 = Bit[14:8] reflect the number of packets allow to transmit from this priority queue 2 within a certain time.
			Port 3 Transmit Queue 2 (high) Ratio
14-8	0x04	RW	This ratio indicates the number of packet for high priority packet can transmit within a given period.
			Port 3 Transmit Queue 3 (highest) Ratio Control
7	1	RW	0 = Strict priority. Port 3 will transmit all the packets from this priority queue 3 before transmit lower priority queue.
			1 = Bit[6:0] reflect the number of packets allow to transmit from this priority queue 3 within a certain time.
			Port 3 Transmit Queue 3 (highest) Ratio
6-0	0x08	RW	This ratio indicates the number of packet for highest priority packet can transmit within a given period.

## Port 3 TXQ Rate Control Register 2 (0x0D2 – 0x0D3): P3TXQRCR2

This register contains the q0 and q1 rate control bits for port 3.

Bit	Default Value	R/W	Description
			Port 3 Transmit Queue 0 (lowest) Ratio Control
15	1	RW	0 = Strict priority. Port 3 will transmit all the packets from this priority queue 0 after transmit higher priority queue.
			1 = Bit[14:8] reflect the number of packets allow to transmit from this priority queue 0 within a certain time.
			Port 3 Transmit Queue 0 (lowest) Ratio
14-8	0x01	RW	This ratio indicates the number of packet for lowest priority packet can transmit within a given period.
			Port 3 Transmit Queue 1 (low) Ratio Control
7	1	RW	0 = Strict priority. Port 3 will transmit all the packets from this priority queue 1 before transmit lower priority queue.
			1 = Bit[6:0] reflect the number of packets allow to transmit from this priority queue 1 within a certain time.
			Port 3 Transmit Queue 1 (low) Ratio
6-0	0x02	RW	This ratio indicates the number of packet for low priority packet can transmit within a given period.

0x0D4 - 0x0D5: Reserved

# **Input and Output Multiplex Selection Registers**

# Input and Output Multiplex Selection Register (0x0D6 - 0x0D7): IOMXSEL

This register is used to select input/output pin functions of Pins 53, 54, and 55.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
11	1	RW	Reserved
10	1	RW	Reserved
9	1	RW	Reserved
8	1	RW	Reserved
7	1	RW	Reserved
6	1	RW	Reserved
			Selection of EESK or GPIO3 on Pin 53
5	1	RW	1 = This pin is used for EESK (default), serial EEPROM clock.
			0 = This pin is used for GPIO3.
4	1	RW	Reserved
3	1	RW	Reserved
			Selection of EEDIO or GPIO4 on Pin 54
2	1	RW	1 = This pin is used for EEDIO (default), serial EEPROM data.
			0 = This pin is used for GPIO4.
			Selection of EECS or GPIO5 on Pin 55
1	1	RW	1 = This pin is used for EECS (default), serial EEPROM chip select.
			0 = This pin is used for GPIO5.
0	1	RW	Reserved

# **Configuration Status and Serial Bus Mode Registers**

# Configuration Status and Serial Bus Mode Register (0x0D8 - 0x0D9): CFGR

This register is used to select fiber mode if desired.

Bit	Default	R/W	Description
15-8	0x00	RO	Reserved
			Selection of Port 2 Mode of Operation
			1 = Select copper mode
7	1	RW	0 = Select fiber mode (bypass MLT3 encoder/decoder, scrambler and descrambler). Fiber mode is available only for the KSZ8462FHL.
			When fiber mode is selected, bit [13] in DSP_CNTRL_6 (0x734 – 0x735) should be cleared.
	1		Selection of Port 1 Mode of Operation
			1 = Select copper mode
6		RW	0 = Select fiber mode (bypass MLT3 encoder/decoder, scrambler and descrambler). Fiber mode is available only for the KSZ8462FHL.
			When fiber mode is selected, bit [13] in DSP_CNTRL_6 (0x734 – 0x735) should be cleared.
5-4	11	RO	Reserved
3-0	0xE	RW	Reserved

0x0DA - 0x0DB: Reserved

# **Auto-Negotiation Next Page Registers**

# Port 1 Auto-Negotiation Next Page Transmit Register (0x0DC - 0x0DD): P1ANPT

This register contains the port 1 auto-negotiation next page transmit related bits.

Bit	Default	R/W	Description
			Next Page
15	0	RO	Next page (NP) is used by the next page function to indicate whether or not this is the last next page to be transmitted. NP shall be set as follows:
			1 = Additional Next Page(s) will follow.
			0 = Last page.
14	0	RO	Reserved
			Message Page
13	1	RO	Message page (MP) is used by the next page function to differentiate a message page from an unformatted page. MP shall be set as follows:
			1 = Message page.
			0 = Unformatted page.
			Acknowledge 2
12	0	RO	Acknowledge 2 (Ack2) is used by the next page function to indicate that a device has the ability to comply with the message. Ack2 shall be set as follows:
			1 = Able to comply with message.
			0 = Unable to comply with message.
			Toggle
11	0	RO	Toggle (T) is used by the arbitration function to ensure synchronization with the link partner during next page exchange. This bit shall always take the opposite value of the toggle bit in the previously exchanged link code word. The initial value of the toggle bit in the first next page transmitted is the inverse of bit [11] in the base link code word and, therefore, may assume a value of logic one or zero. The toggle bit shall be set as follows:
			1 = Previous value of the transmitted link code word equal to logic zero.
			0 = Previous value of the transmitted link code word equal to logic one.
10-0	0x001	RW	Message and Unformatted Code Field
10-0	UXUUT	KUUTI KW	Message/Unformatted code field bits[10:0]

# Port 1 Auto-Negotiation Link Partner Received Next Page Register (0x0DE - 0x0DF): P1ALPRNP

This register contains the port 1 auto-negotiation link partner received next page related bits.

Bit	Default	R/W	Description
			Next Page
15	0	RO	Next Page (NP) is used by the next page function to indicate whether or not this is the last next page to be transmitted. NP shall be set as follows:
			1 = Additional next page(s) will follow.
			0 = Last page.
			Acknowledge
14	0	RO	Acknowledge (Ack) is used by the auto-negotiation function to indicate that a device has successfully received its link partner's link code word. The acknowledge bit is encoded in bit [14] regardless of the value of the selector field or link code word encoding. If no next page information is to be sent, this bit shall be set to logic one in the link code word after the reception of at least three consecutive and consistent FLP Bursts (ignoring the acknowledge bit value).
			Message Page
13	0	RO	Message Page (MP) is used by the next page function to differentiate a message page from an unformatted page. MP shall be set as follows:
			1 = Message page.
			0 = Unformatted page.
			Acknowledge 2
12	0	RO	Acknowledge 2 (Ack2) is used by the next page function to indicate that a device has the ability to comply with the message. Ack2 shall be set as follows:
			1 = Able to comply with message.
			0 = Unable to comply with message.
			Toggle
11	0	RO	Toggle (T) is used by the arbitration function to ensure synchronization with the link partner during next page exchange. This bit shall always take the opposite value of the toggle bit in the previously exchanged link code word. The initial value of the toggle bit in the first next page transmitted is the inverse of bit [11] in the base link code word and, therefore, may assume a value of logic one or zero. The toggle bit shall be set as follows:
			1 = Previous value of the transmitted link code word equal to logic zero.
			0 = Previous value of the transmitted link code word equal to logic one.
10-0	0x000	RO	Message and Unformatted Code Field
10 0	0,000	, KO	Message/Unformatted code field bits[10:0]

June 11, 2014 186 Revision 1.0

# **EEE and Link Partner Advertisement Registers**

# Port 1 EEE and Link Partner Advertisement Register (0x0E0 - 0x0E1): P1EEEA

This register contains the port 1 EEE advertisement and link partner advertisement information. Note that EEE is not supported in fiber mode.

Bit	Default	R/W	Description
15	0	RO	Reserved
			10GBASE-KR EEE
14	0	RO	1 = Link Partner EEE is supported for 10GBASE-KR.
			0 = Link Partner EEE is not supported for 10GBASE-KR.
			10GBASE-KX4 EEE
13	0	RO	1 = Link Partner EEE is supported for 10GBASE-KX4.
			0 = Link Partner EEE is not supported for 10GBASE-KX4.
			1000BASE-KX EEE
12	0	RO	1 = Link Partner EEE is supported for 1000BASE-KX.
			0 = Link Partner EEE is not supported for 1000BASE-KX.
			10GBASE-T EEE
11	0	RO	1 = Link Partner EEE is supported for 10GBASE-T.
			0 = Link Partner EEE is not supported for 10GBASE-T.
			1000BASE-T EEE
10	0	RO	1 = Link Partner EEE is supported for 1000BASE-T.
			0 = Link Partner EEE is not supported for 1000BASE-T.
			100BASE-TX EEE
9	0	RO	1 = Link Partner EEE is supported for 100BASE-TX.
			0 = Link Partner EEE is not supported for 100BASE-TX.
8–7	00	RO	Reserved
			10GBASE-KR EEE
6	0	RO	1 = Port 1 EEE is supported for 10GBASE-KR.
			0 = Port 1 EEE is not supported for 10GBASE-KR.
			10GBASE-KX4 EEE
5	0	RO	1 = Port 1 EEE is supported for 10GBASE-KX4.
			0 = Port 1 EEE is not supported for 10GBASE-KX4.
			1000BASE-KX EEE
4	0	RO	1 = Port 1 EEE is supported for 1000BASE-KX.
			0 = Port 1 EEE is not supported for 1000BASE-KX.
3			10GBASE-T EEE
	0	RO	1 = Port 1 EEE is supported for 10GBASE-T.
			0 = Port 1 EEE is not supported for 10GBASE-T.
			1000BASE-T EEE
2	0	RO	1 = Port 1 EEE is supported for 1000BASE-T.
			0 = Port 1 EEE is not supported for 1000BASE-T.

#### Port 1 EEE and Link Partner Advertisement Register (0x0E0 – 0x0E1): P1EEE (Continued)

Bit	Default	R/W	Description		
	1	DIA	100BASE-TX EEE		
			1 = Port 1 EEE is supported for 100BASE-TX.		
1		RW	0 = Port 1 EEE is not supported for 100BASE-TX.		
			To disable EEE capability, clear the port 1 Next Page Enable bit in the PCSEEEC register (0x0F3).		
0	0	RO	Reserved		

#### Port 1 EEE Wake Error Count Register (0x0E2 – 0x0E3): P1EEEWEC

This register contains the port 1 EEE wake error count information. Note that EEE is not supported in Fiber Mode.

Bit	Default Value	R/W	Description
			Port 1 EEE Wake Error Count
15-0	0x0000	RW	This counter is incremented by each transition of lpi_wake_timer_done from FALSE to TRUE. It means the Wake-Up time is longer than 20.5µs.
			The value will be held at all ones in the case of overflow and will be cleared to zero after this register is read.

#### Port 1 EEE Control/Status and Auto-Negotiation Expansion Register (0x0E4 - 0x0E5): P1EEECS

This register contains the port 1 EEE control/status and auto-negotiation expansion information. Note that EEE is not supported in fiber mode.

Bit	Default	R/W	Description
15	1	RW	Reserved
			Hardware 100BT EEE Enable Status
14	0	RO	1 = 100BT EEE is enabled by hardware based NP exchange.
			0 = 100BT EEE is disabled.
			TX LPI Received
13	0	RO/LH	1 = Indicates that the transmit PCS has received low power idle (LPI) signaling one or more times since the register was last read.
13	U	(Latching High)	0 = Indicates that the PCS has not received low power idle (LPI) signaling.
			The status will be latched high and stay that way until cleared. To clear this status bit, a "1" needs to be written to this register bit.
			TX LPI Indication
12	0	RO	1 = Indicates that the transmit PCS is currently receiving low power idle (LPI) signals.
12	U	RO RO	0 = Indicates that the PCS is not currently receiving low power idle (LPI) signals.
			This bit will dynamically indicate the presence of the TX LPI signal.
			RX LPI Received
11	0	RO/LH	1 = Indicates that the receive PCS has received low power idle (LPI) signaling one or more times since the register was last read.
''	U	(Latching High)	0 = Indicates that the PCS has not received low power idle (LPI) signaling.
			The status will be latched high and stay that way until cleared. To clear this status bit, a "1" needs to be written to this register bit.

June 11, 2014 188 Revision 1.0

# Port 1 EEE Control/Status and Auto-Negotiation Expansion Register (0x0E4 – 0x0E5): P1EEECS (Continued)

Bit	Default	R/W	Description	
			RX LPI Indication	
40		B0	1 = Indicates that the receive PCS is currently receiving low power idle (LPI) signals.	
10	0	RO	0 = Indicates that the PCS is not currently receiving low power idle (LPI) signals.	
			This bit will dynamically indicate the presence of the RX LPI signal.	
9–8	00	RW	Reserved	
7	0	RO	Reserved	
			Received Next Page Location Able	
6	1	RO	1 = Received Next Page storage location is specified by bit [6:5].	
			0 = Received Next Page storage location is not specified by bit [6:5].	
			Received Next Page Storage Location	
5	1	RO	1 = Link partner Next Pages are stored in P1ALPRNP (Reg. 0x0DE – 0x0DF).	
			0 = Link partner Next Pages are stored in P1ANLPR (Reg. 0x056 – 0x057).	
			Parallel Detection Fault	
4	0	RO/LH	1 = A fault has been detected via the parallel detection function.	
4		(Latching High)	0 = A fault has not been detected via the parallel detection function.	
			This bit is cleared after read.	
			Link Partner Next Page Able	
3	0	RO	1 = Link partner is Next Page abled.	
			0 = Link partner is not Next Page abled.	
			Next Page Able	
2	1	RO	1 = Local device is Next Page abled.	
			0 = Local device is not Next Page abled.	
		RO/LH	Page Received	
1	0		1 = A New Page has been received.	
		(Latching High)	0 = A New Page has not been received.	
			Link Partner Auto-Negotiation Able	
0	0	RO	1 = Link partner is auto-negotiation abled.	
				0 = Link partner is not auto-negotiation abled.

## Port 1 LPI Recovery Time Counter Register (0x0E6): P1LPIRTC

This register contains the port 1 LPI recovery time counter information.

Bit	Default Value	R/W	Description
			Port 1 LPI Recovery Time Counter
7-0	0x27 (25µs)	RW	This register specifies the time that the MAC device has to wait before it can start to send out packets. This value should be the maximum of the LPI recovery time between local device and remote device.
			Each count = 640ns.

# Buffer Load to LPI Control 1 Register (0x0E7): BL2LPIC1

This register contains the buffer load to LPI control 1 information.

Bit	Default Value	R/W	Description
			LPI Terminated by Input Traffic Enable
7	0	RW	1 = LPI request will be stopped if input traffic is detected.
			0 = LPI request won't be stopped by input traffic.
6	0	RO	Reserved
			Buffer Load Threshold for Source Port LPI Termination
5-0	0x08	RW	This value defines the maximum buffer usage allowed for a single port before it starts to trigger the LPI termination for the specific source port. (512 bytes per unit)

## Port 2 Auto-Negotiation Next Page Transmit Register (0x0E8 - 0x0E9): P2ANPT

This register contains the port 2 auto-negotiation next page transmit related bits.

Bit	Default	R/W	Description	
		RO	Next Page	
15	0		Next page (NP) is used by the next page function to indicate whether or not this is the last next page to be transmitted. NP shall be set as follows:	
			1 = Additional next page(s) will follow.	
			0 = Last page.	
14	0	RO	Reserved	
			Message Page	
13	1	RO	Message page (MP) is used by the next page function to differentiate a message page from an unformatted page. MP shall be set as follows:	
			1 = Message page.	
			0 = Unformatted page.	
			Acknowledge 2	
12	0	RO	Acknowledge 2 (Ack2) is used by the next page function to indicate that a device has the ability to comply with the message. Ack2 shall be set as follows:	
			1 = Able to comply with message.	
			0 = Unable to comply with message.	

June 11, 2014 190 Revision 1.0

## Port 2 Auto-Negotiation Next Page Transmit Register (0x0E8 – 0x0E9): P2ANPT (Continued)

Bit	Default	R/W	Description			
			Toggle			
11	0	RO	Toggle (T) is used by the arbitration function to ensure synchronization with the link partner during next page exchange. This bit shall always take the opposite value of the toggle bit in the previously exchanged link code word. The initial value of the toggle bit in the first next page transmitted is the inverse of bit [11] in the base link code word and, therefore, may assume a value of logic one or zero. The toggle bit shall be set as follows:			
			1 = Previous value of the transmitted link code word equal to logic zero.			
			0 = Previous value of the transmitted link code word equal to logic one.			
10.0	0,001	DW	Message and Unformatted Code Field			
10-0	00001	UXUU1	UXUU1	0x001	RW	Message/Unformatted code field bit [10:0]

# Port 2 Auto-Negotiation Link Partner Received Next Page Register (0x0EA - 0x0EB): P2ALPRNP

This register contains the port 2 auto-negotiation link partner received next page related bits.

Bit	Default	R/W	Description
			Next Page
15	0	RO	Next page (NP) is used by the next page function to indicate whether or not this is the last next page to be transmitted. NP shall be set as follows:
			1 = Additional next page(s) will follow.
			0 = Last page.
			Acknowledge
14	0	RO	Acknowledge (Ack) is used by the auto-negotiation function to indicate that a device has successfully received its link partner's link code word. The acknowledge bit is encoded in bit 14] regardless of the value of the selector field or link code word encoding. If no next page information is to be sent, this bit shall be set to logic one in the link code word after the reception of at least three consecutive and consistent FLP bursts (ignoring the acknowledge bit value).
			Message Page
13	0	RO	Message page (MP) is used by the next page function to differentiate a message page from an unformatted page. MP shall be set as follows:
			1 = Message Page.
			0 = Unformatted Page.
		RO	Acknowledge 2
12	0		Acknowledge 2 (Ack2) is used by the next page function to indicate that a device has the ability to comply with the message. Ack2 shall be set as follows:
			1 = Able to comply with message.
			0 = Unable to comply with message.
			Toggle
11	0	RO	Toggle (T) is used by the arbitration function to ensure synchronization with the link partner during next page exchange. This bit shall always take the opposite value of the toggle bit in the previously exchanged link code word. The initial value of the toggle bit in the first next page transmitted is the inverse of bit [11] in the base link code word and, therefore, may assume a value of logic one or zero. The toggle bit shall be set as follows:
			1 = Previous value of the transmitted link code word equal to logic zero.
			0 = Previous value of the transmitted link code word equal to logic one.
10-0	0x000	RO	Message and Unformatted Code Field
10-0	UXUUU	NO	Message/unformatted code field bit [10:0]

# Port 2 EEE and Link Partner Advertisement Register (0x0EC - 0x0ED): P2EEEA

This register contains the port 2 EEE advertisement and link partner advertisement information. Note that EEE is not supported in fiber mode.

Bit	Default	R/W	Description		
15	0	RO	Reserved		
			10GBASE-KR EEE		
14	0	RO	1 = Link Partner EEE is supported for 10GBASE-KR.		
			0 = Link Partner EEE is not supported for 10GBASE-KR.		
			10GBASE-KX4 EEE		
13	0	RO	1 = Link Partner EEE is supported for 10GBASE-KX4.		
			0 = Link Partner EEE is not supported for 10GBASE-KX4.		
			1000BASE-KX EEE		
12	0	RO	1 = Link Partner EEE is supported for 1000BASE-KX.		
			0 = Link Partner EEE is not supported for 1000BASE-KX.		
			10GBASE-T EEE		
11	0	RO	1 = Link Partner EEE is supported for 10GBASE-T.		
			0 = Link Partner EEE is not supported for 10GBASE-T.		
			1000BASE-T EEE		
10	0	RO	1 = Link Partner EEE is supported for 1000BASE-T.		
			0 = Link Partner EEE is not supported for 1000BASE-T.		
			100BASE-TX EEE		
9	0	RO	1 = Link Partner EEE is supported for 100BASE-TX.		
			0 = Link Partner EEE is not supported for 100BASE-TX.		
8–7	00	RO	Reserved		
			10GBASE-KR EEE		
6	0	RO	1 = Port 2 EEE is supported for 10GBASE-KR.		
			0 = Port 2 EEE is not supported for 10GBASE-KR.		
			10GBASE-KX4 EEE		
5	0	RO	1 = Port 2 EEE is supported for 10GBASE-KX4.		
			0 = Port 2 EEE is not supported for 10GBASE-KX4.		
			1000BASE-KX EEE		
4	0	RO	1 = Port 2 EEE is supported for 1000BASE-KX.		
			0 = Port 2 EEE is not supported for 1000BASE-KX.		
			10GBASE-T EEE		
3	0	RO	1 = Port 2 EEE is supported for 10GBASE-T.		
			0 = Port 2 EEE is not supported for 10GBASE-T.		

#### Port 2 EEE and Link Partner Advertisement Register (0x0EC - 0x0ED): P2EEEA (Continued)

Bit	Default	R/W	Description	
	0	RO	1000BASE-T EEE	
2			1 = Port 2 EEE is supported for 1000BASE-T.	
			0 = Port 2 EEE is not supported for 1000BASE-T.	
	1	DW	100BASE-TX EEE	
4			1 = Port 2 EEE is supported for 100BASE-TX.	
		RW	0 = Port 2 EEE is not supported for 100BASE-TX.	
			To disable EEE capability, clear the port 2 Next Page Enable bit in the PCSEEEC register (0x0F3).	
0	0	RO	Reserved	

#### Port 2 EEE Wake Error Count Register (0x0EE - 0x0EF): P2EEEWEC

This register contains the port 2 EEE wake error count information. Note that EEE is not supported in Fiber Mode.

Bit	Default Value	R/W	Description
			Port 2 EEE Wake Error Count
15-0	0x0000	RW	This counter is incremented by each transition of lpi_wake_timer_done from FALSE to TRUE. It means the Wake-Up time is longer than 20.5 µs.
			The value will be held at all ones in the case of overflow and will be cleared to zero after this register is read.

## Port 2 EEE Control/Status and Auto-Negotiation Expansion Register (0x0F0 - 0x0F1): P2EEECS

This register contains the port 2 EEE control/status and auto-negotiation expansion information. Note that EEE is not supported in Fiber Mode.

Bit	Default	R/W	Description
15	1	RW	Reserved
			Hardware 100BT EEE Enable Status
14	0	RO	1 = 100BT EEE is enabled by hardware based NP exchange.
			0 = 100BT EEE is disabled.
			TX LPI Received
13	0	RO/LH	1 = Indicates that the transmit PCS has received low power idle (LPI) signaling one or more times since the register was last read.
13		(Latching High)	0 = Indicates that the PCS has not received low power idle (LPI) signaling.
			The status will be latched high and stay that way until cleared. To clear this status bit, a "1" needs to be written to this register bit.
			TX LPI Indication
12	0	RO	1 = Indicates that the transmit PCS is currently receiving low power idle (LPI) signals.
	3	, KO	0 = Indicates that the PCS is not currently receiving low power idle (LPI) signals. This bit will dynamically indicate the presence of the TX LPI signal.

# Port 2 EEE Control/Status and Auto-Negotiation Expansion Register (0x0F0 – 0x0F1): P2EEECS (Continued)

Bit	Default	R/W	Description
			RX LPI Received
44	0	RO/LH	1 = Indicates that the receive PCS has received low power idle (LPI) signaling one or more times since the register was last read.
11	0	(Latching High)	0 = Indicates that the PCS has not received low power idle (LPI) signaling.
			The status will be latched high and stay that way until cleared. To clear this status bit, a "1" needs to be written to this register bit.
			RX LPI Indication
10	0	RO	1 = Indicates that the receive PCS is currently receiving low power idle (LPI) signals.
			0 = Indicates that the PCS is not currently receiving low power idle (LPI) signals. This bit will dynamically indicate the presence of the RX LPI signal.
9–8	00	RW	Reserved
7	0	RO	Reserved
			Received Next Page Location Able
6	1	RO	1 = Received next page storage location is specified by bits[6:5].
			0 = Received next page storage location is not specified by bits[6:5].
			Received Next Page Storage Location
5	1	RO	1 = Link partner next pages are stored in P2ALPRNP (Reg. 0x0EA – 0x0EB).
			0 = Link partner next pages are stored in P2ANLPR (Reg. 0x062 – 0x063).
			Parallel Detection Fault
4	0	RO/LH	1 = A fault has been detected via the parallel detection function.
		(Latching High)	0 = A fault has not been detected via the parallel detection function.
			This bit is cleared after read.
			Link Partner Next Page Able
3	0	RO	1 = Link partner is next page abled.
			0 = Link partner is not next page abled.
			Next Page Able
2	1	RO	1 = Local device is next page abled.
			0 = Local device is not next page abled.
		RO/LH	Page Received
1	0	(Latching High)	1 = A new page has been received.
			0 = A new page has not been received.
_	_		Link Partner Auto-Negotiation Able
0	0	RO	1 = Link partner is auto-negotiation abled.
			0 = Link partner is not auto-negotiation abled.

## Port 2 LPI Recovery Time Counter Register (0x0F2): P2LPIRTC

This register contains the port 2 LPI recovery time counter information.

Bit	Default Value	R/W	Description
			Port 2 LPI Recovery Time Counter
7-0	0x27 (25µs)	RW	This register specifies the time that the MAC device has to wait before it can start to send out packets. This value should be the maximum of the LPI recovery time between local device and remote device.
			Each count = 640ns.

## PCS EEE Control Register (0x0F3): PCSEEEC

This register contains the PCS EEE control information.

Bit	Default	R/W	Description			
7-6	00	RW	Reserved			
5-2	0x0	RO	Reserved			
			Port 2 Next Page Enable			
			1 = Enable next page exchange during auto-negotiation.			
1	1	RW	0 = Skip next page exchange during auto-negotiation.			
			Auto-negotiation uses next page to negotiate EEE. To disable EEE auto-negotiation on port 2, clear this bit to zero. Restarting auto-negotiation may then be required.			
		RW	Port 1 Next Page Enable			
			1 = Enable next page exchange during auto-negotiation.			
0	1		0 = Skip next page exchange during auto-negotiation.			
			Auto-negotiation uses next page to negotiate EEE. To disable EEE auto-negotiation on port 1, clear this bit to zero. Restarting auto-negotiation may then be required.			

#### Empty TXQ to LPI Wait Time Control Register (0x0F4 - 0x0F5): ETLWTC

This register contains the empty TXQ to LPI wait time control information.

Bit	Default Value	R/W	Description
			Empty TXQ to LPI Wait Time Control
15-0	0x03E8	RW	This register specifies the time that the LPI request will be generated after a TXQ has been empty exceeds this configured time. This is only valid when EEE 100BT is enabled. This setting will apply to all the three ports. The unit is 1.3ms. The default value is 1.3 sec. (in a range from 1.3ms to 86 seconds)

June 11, 2014 195 Revision 1.0

# Buffer Load to LPI Control 2 Register (0x0F6 – 0x0F7): BL2LPIC2

This register contains the buffer load to LPI control 2 information.

Bit	Default Value	R/W	Description
15-8	0x00	RO	Reserved
		0x40 RW	Buffer Load Threshold for All Ports LPI Termination
7-0	0x40		This value defines the maximum buffer usage allowed for a single port before it starts to trigger the LPI termination for every port. (128 bytes per unit)

0x0F8 - 0x0FF: Reserved

# Internal I/O Register Space Mapping for Interrupts, BIU, and Global Reset (0x100 - 0x1FF)

0x100 - 0x107: Reserved

## Chip Configuration Register (0x108 – 0x109): CCR

This register indicates the chip configuration mode based on strapping and bonding options.

Bit	Default Value	R/W	Description
15-11	-	RO	Reserved
			Bus Endian Mode
4.0		50	The P2LED0/LEBE pin value is latched into this bit during power-up/reset.
10	_	RO	0 = Bus in Big Endian mode
			1 = Bus in Little Endian mode
			EEPROM Presence
0		RO	The PME/EEPROM pin value is latched into this bit during power-up/reset.
9	_	RO	0 = No external EEPROM
			1 = Use external EEPROM
8	0	RO	Reserved
			8-Bit Data Bus Width
7	-	RO	This bit value is loaded from P1LED0/H816 (pin 60) to indicate the data bus mode.
/			0 = Not in 8-bit bus mode operation
			1 = In 8-bit bus mode operation
			16-Bit Data Bus Width
6		RO	This bit value is loaded from P1LED0/H816 (pin 60) to indicate the data bus mode.
0	_	RO	0 = Not in 16-bit bus mode operation
			1 = In 16-bit bus mode operation
5	0	RO	Reserved
			Shared Data Bus Mode for Data and Address
4	1	RO	0 = Not valid
			1 = Data and address bus are shared.
3–0	0x2	RO	Reserved

0x10A - 0x10F: Reserved

#### Host MAC Address Registers: MARL, MARM and MARH

These host MAC address registers are loaded starting at word location 0x1 of the EEPROM upon hardware reset. The software driver can read or write these registers values, but it will not modify the original host MAC address values in the EEPROM. These six bytes of host MAC address in external EEPROM are loaded to these three registers as mapped below:

- MARL[15:0] = EEPROM 0x1(MAC Byte 2 and 1)
- MARM[15:0] = EEPROM 0x2(MAC Byte 4 and 3)
- MARH[15:0] = EEPROM 0x3(MAC Byte 6 and 5)

- MARL[15:0] = 0x89AB
- MARM[15:0] = 0x4567
- MARH[15:0] = 0x0123

#### Host MAC Address Register Low (0x110 - 0x111): MARL

Register bit fields for the low word of the host MAC address.

Bit	Default Value	R/W	Description
45.0	-	- RW	MARL MAC Address Low
15-0			The least significant word of the MAC Address.

#### Host MAC Address Register Middle (0x112 - 0x113): MARM

The following table shows the register bit fields for the middle word of the host MAC address.

Bit	Default Value	R/W	Description
15.0	-	RW	MARM MAC Address Middle
15-0			The middle word of the MAC Address.

#### Host MAC Address Register High (0x114 - 0x115): MARH

The following table shows the register bit fields for the high word of the Host MAC Address.

Bit	Default Value	R/W	Description
15-0	1	RW	MARH MAC Address High
15-0	_	IXVV	The most significant word of the MAC Address.

#### 0x116 - 0x121: Reserved

## EEPROM Control Register (0x122 - 0x123): EEPCR

To support an external EEPROM, the PME/EEPROM pin should be pulled-up to high; otherwise, it should be pulled-down to low. If an external EEPROM is not used, the software should program the host MAC address. If an EEPROM is used in the design, the chip host MAC address can be loaded from the EEPROM immediately after reset. The KSZ8462 allows the software to access (read or write) the EEPROM directly; that is, the EEPROM access timing can be fully controlled by the software if the EEPROM software access bit is set.

Bit	Default Value	R/W	Description
15-6	-	RO	Reserved
			EESRWA EEPROM Software Read or Write Access
5	0	WO	0 = S/W read enable to access EEPROM when software access enabled (bit[4] = "1")
			1 = S/W write enable to access EEPROM when software access enabled (bit[4] = "1")
			EESA EEPROM Software Access
4	0	RW	1 = Enable software to access EEPROM through bits[3:0].
			0 = Disable software to access EEPROM.
3	-	RO	EESB EEPROM Status Bit
3			Data Receive from EEPROM. This bit directly reads the EEDIO pin.
2	0	DW	EECB_EEPROM_WR_DATA
2	U	0 RW	Write Data to EEPROM. This bit directly controls the device's EEDIO pin.
	0	0 RW	EECB_EEPROM_Clock
1	U		Serial EEPROM Clock. This bit directly controls the device's EESK pin.
0	0	DW	EECB_EEPROM_CS
0	U	0 RW	Chip Select for the EEPROM. This bit directly controls the device's EECS pin.

#### Memory BIST Info Register (0x124 - 0x125): MBIR

This register indicates the built–in self-test results for both TX and RX memories after power–up/reset. The device should be reset after the BIST procedure to ensure proper subsequent operation.

Bit	Default Value	R/W	Description
			Memory BIST Done
15	0	RO	0 = BIST In progress
			1 = BIST Done
14-13	00	RO	Reserved
			TXMBF TX Memory BIST Completed
12	-	RO	0 = TX Memory built-in self-test has not completed. 1 = TX Memory built-in self-test has completed.
			TXMBFA TX Memory BIST Failed
11	-	RO	0 = TX Memory built-in self-test has completed without failure. 1 = TX Memory built-in self-test has completed with failure.
			TXMBFC TX Memory BIST Fail Count
10-8	_	RO	0 = TX Memory built-in self test completed with no count failure.
			1 = TX Memory built-in self test encountered a failed count condition.
7-5	-	RO	Reserved

June 11, 2014 199 Revision 1.0

# Memory BIST Info Register (0x124 – 0x125): MBIR (Continued)

Bit	Default Value	R/W	Description
			RXMBF RX Memory BIST Completed
4	-	RO	0 = Completion has not occurred for the Memory built-in self-test
			1 = Indicates completion of the RX Memory built–in self-test.
			RXMBFA RX Memory BIST Failed
3	-	RO	0 = No failure with the RX Memory built-in self-test.
			1 = Indicates the RX Memory built-in self-test has failed.
			RXMBFC RX Memory BIST Test Fail Count
2-0	_	RO	0 = No count failure for the RX Memory BIST
			1 = Indicates the RX Memory built-in self-test failed count.

# Global Reset Register (0x126 - 0x127): GRR

This register controls the global and PTP reset functions with information programmed by the CPU.

Bit	Default Value	R/W	Description
15-4	0x000	RW	Reserved.
			Memory BIST Start
3	0	RW	1 = Setting this bit will start the Memory BIST.
			0 = Setting this bit will stop the Memory BIST.
			PTP Module Soft Reset
2	0	RW	1 = Setting this bit resets the 1588/PTP blocks including the Timestamp Input Units, the Trigger Output Units and the PTP clock.
			0 = Software reset is inactive.
		RW	QMU Module Soft Reset
			1 = Software reset is active to clear both the TXQ and RXQ memories.
1	0		0 = QMU reset is inactive.
			QMU software reset will flush out all TX/RX packet data inside the TXQ and RXQ memories and reset all the QMU registers to their default value.
			Global Soft Reset
		0 RW	1 = Software reset is active.
0	0		0 = Software reset is inactive.
			Global software reset will reset all registers to their default value. The strap-in values are not affected. This bit is not self-clearing. After writing a "1" to this bit, wait for 10ms to elapse then write a "0" for normal operation.

0x128 - 0x129: Reserved

## Wake-Up Frame Control Register (0x12A - 0x12B): WFCR

This register holds control information programmed by the CPU to control the Wake-Up frame function.

Bit	Default Value	R/W	Description
15-8	0x00	RO	Reserved
			MPRXE
_		DW	Magic Packet RX Enable
7	0	RW	When set, it enables the Magic Packet pattern detection.
			When reset, the Magic Packet pattern detection is disabled.
6-4	000	RO	Reserved
			WF3E
3	0	DW	Wake-Up Frame 3 Enable
3	0	RW	When set, it enables the Wake-Up frame 3 pattern detection.
			When reset, the Wake-Up frame 3 pattern detection is disabled.
	0	RW	WF2E
2			Wake-Up Frame 2 Enable
			When set, it enables the Wake-Up frame 2 pattern detection.
			When reset, the Wake-Up frame 2 pattern detection is disabled.
			WF1E
1	0	RW	Wake-Up Frame 1 Enable
'	0		When set, it enables the Wake-Up frame 1 pattern detection.
			When reset, the Wake-Up frame 1 pattern detection is disabled.
			WF0E
0	0	RW	Wake-Up Frame 0 Enable
	0	U RW	When set, it enables the Wake-Up frame 0 pattern detection.
			When reset, the Wake-Up frame 0 pattern detection is disabled.

#### 0x12C - 0x12F: Reserved

#### Wake-Up Frame 0 CRC0 Register (0x130 - 0x131): WF0CRC0

This register contains the expected CRC values of the Wake-Up frame 0 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard; it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
			WF0CRC0
15-0	0x0000	RW	Wake-Up Frame 0 CRC (lower 16 bits)
			The expected CRC value of a Wake-Up frame 0 pattern.

June 11, 2014 201 Revision 1.0

#### Wake-Up Frame 0 CRC1 Register (0x132 - 0x133): WF0CRC1

This register contains the expected CRC values of the Wake-Up frame 0 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard; it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
			WF0CRC1
15-0	0x0000	RW	Wake-Up Frame 0 CRC (upper 16 bits).
			The expected CRC value of a Wake-Up frame 0 pattern.

#### Wake-Up Frame 0 Byte Mask 0 Register (0x134 - 0x135): WF0BM0

This register contains the first 16 bytes mask values of the Wake-Up frame 0 pattern. Setting bit [0] selects the first byte of the Wake-Up frame 0. Setting bit [15] selects the 16th byte of the Wake-Up frame 0.

Bit	Default Value	R/W	Description
			WF0BM0
15-0	0x0000	RW	Wake-Up Frame 0 Byte Mask 0
			The first 16 byte mask of a Wake-Up frame 0 pattern.

#### Wake-Up Frame 0 Byte Mask 1 Register (0x136 – 0x137): WF0BM1

This register contains the next 16 bytes mask values of the Wake-Up frame 0 pattern. Setting bit [0] selects the 17th byte of the Wake-Up frame 0. Setting bit [15] selects the 32nd byte of the Wake-Up frame 0.

Bit	Default Value	R/W	Description
			WF0BM1
15-0	0x0000	RW	Wake-Up Frame 0 Byte Mask 1.
			The next 16 byte mask covering bytes 17 to 32 of a Wake-Up frame 0 pattern.

#### Wake-Up Frame 0 Byte Mask 2 Register (0x138 – 0x139): WF0BM2

This register contains the next 16 bytes mask values of the Wake-Up frame 0 pattern. Setting bit [0] selects the 33rd byte of the Wake-Up frame 0. Setting bit [15] selects the 48th byte of the Wake-Up frame 0.

Bit	Default Value	R/W	Description
			WF0BM2
15-0	0x0000	RW	Wake-Up Frame 0 Byte Mask 2.
			The next 16 byte mask covering bytes 33 to 48 of a wake-up frame 0 pattern.

#### Wake-Up Frame 0 Byte Mask 3 Register (0x13A – 0x13B): WF0BM3

This register contains the last 16 bytes mask values of the Wake-Up frame 0 pattern. Setting bit [0] selects the 49th byte of the Wake-Up frame 0. Setting bit [15] selects the 64th byte of the Wake-Up frame 0.

Bit	Default Value	R/W	Description
			WF0BM3
15-0	0x0000	RW	Wake-Up Frame 0 Byte Mask 3.
			The last 16 byte mask covering bytes 49 to 64 of a wake-up frame 0 pattern.

#### 0x13C - 0x13F: Reserved

#### Wake-Up Frame 1 CRC0 Register (0x140 - 0x141): WF1CRC0

This register contains the expected CRC values of the Wake-Up frame 1 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard; it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
			WF1CRC0
15-0	0x0000	RW	Wake-Up frame 1 CRC (lower 16 bits).
			The expected CRC values of a Wake-Up frame 1 pattern.

#### Wake-Up Frame 1 CRC1 Register (0x142 - 0x143): WF1CRC1

This register contains the expected CRC values of the Wake-Up frame 1 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
			WF1CRC1
15-0	0x0000	RW	Wake-up frame 1 CRC (upper 16 bits).
			The expected CRC value of a Wake-Up frame 1 pattern.

## Wake-Up Frame 1 Byte Mask 0 Register (0x144 - 0x145): WF1BM0

This register contains the first 16 bytes mask values of the Wake-Up frame 1 pattern. Setting bit [0] selects the first byte of the Wake-Up frame 1, setting bit [15] selects the 16th byte of the Wake-Up frame 1.

Bit	Default Value	R/W	Description
			WF1BM0
15-0	0x0000	RW	Wake-Up frame 1 Byte Mask 0.
			The first 16 byte mask of a Wake-Up frame 1 pattern.

#### Wake-Up Frame 1 Byte Mask 1 Register (0x146 - 0x147): WF1BM1

This register contains the next 16 bytes mask values of the Wake-Up frame 1 pattern. Setting bit [0] selects the 17th byte of the Wake-Up frame 1. Setting bit [15] selects the 32nd byte of the Wake-Up frame 1.

Bit	Default Value	R/W	Description
			WF1BM1
15-0	0x0000	RW	Wake-Up frame 1 Byte Mask 1.
			The next 16 byte mask covering bytes 17 to 32 of a Wake-Up frame 1 pattern.

June 11, 2014 203 Revision 1.0

#### Wake-Up Frame 1 Byte Mask 2 Register (0x148 – 0x149): WF1BM2

This register contains the next 16 bytes mask values of the Wake-Up frame 1 pattern. Setting bit [0] selects the 33rd byte of the Wake-Up frame 1. Setting bit [15] selects the 48th byte of the Wake-Up frame 1.

Bit	Default Value	R/W	Description
			WF1BM2
15-0	0x0000	RW	Wake-Up frame 1 Byte Mask 2.
			The next 16 bytes mask covering bytes 33 to 48 of a Wake-Up frame 1 pattern.

#### Wake-Up Frame 1 Byte Mask 3 Register (0x14A - 0x14B): WF1BM3

This register contains the last 16 bytes mask values of the Wake-Up frame 1 pattern. Setting bit 0 selects the 49th byte of the Wake-Up frame 1. Setting bit 15 selects the 64th byte of the Wake-Up frame 1.

Bit	Default Value	R/W	Description
			WF1BM3
15-0	0x0000	RW	Wake-Up Frame 1 Byte Mask 3.
			The last 16 bytes mask covering bytes 49 to 64 of a Wake-Up frame 1 pattern.

#### 0x14C - 0x14F: Reserved

#### Wake-Up Frame 2 CRC0 Register (0x150 - 0x151): WF2CRC0

This register contains the expected CRC values of the Wake-Up frame 2 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
15-0	0,,000	DW	WF2CRC0
15-0	0x0000	RW	Wake-Up frame 2 CRC (lower 16 bits). The expected CRC value of a Wake-Up frame 2 pattern.

#### Wake-Up Frame 2 CRC1 Register (0x152 – 0x153): WF2CRC1

This register contains the expected CRC values of the wake-up frame 2 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF2CRC1
			Wake-Up frame 2 CRC (upper 16 bits). The expected CRC value of a Wake-Up frame 2 pattern.

June 11, 2014 204 Revision 1.0

#### Wake-Up Frame 2 Byte Mask 0 Register (0x154 – 0x155): WF2BM0

This register contains the first 16 bytes mask values of the Wake-Up frame 2 pattern. Setting bit [0] selects the first byte of the Wake-Up frame 2, setting bit [15] selects the 16th byte of the Wake-Up frame 2.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF2BM0
15-0			Wake-Up frame 2 Byte Mask 0. The first 16 byte mask of a Wake-up frame 2 pattern.

#### Wake-Up Frame 2 Byte Mask 1 Register (0x156 - 0x157): WF2BM1

This register contains the next 16 bytes mask values of the Wake-Up frame 2 pattern. Setting bit [0] selects the 17th byte of the Wake-Up frame 2. Setting bit [15] selects the 32nd byte of the Wake-Up frame 2.

	Bit	Default Value	R/W	Description
1	5-0	0x0000	RW	WF2BM1 Wake-Up frame 2 Byte Mask 1. The next 16 byte mask covering bytes 17 to 32 of a Wake-Up frame 2 pattern.

#### Wake-Up Frame 2 Byte Mask 2 Register (0x158 – 0x159): WF2BM2

This register contains the next 16 bytes mask values of the Wake-Up frame 2 pattern. Setting bit [0] selects the 33rd byte of the Wake-Up frame 2. Setting bit [15] selects the 48th byte of the Wake-Up frame 2.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF2BM2 Wake-Up frame 2 Byte Mask 2. The next 16 byte mask covering bytes 33 to 48 of a Wake-Up frame 2 pattern.

#### Wake-Up Frame 2 Byte Mask 3 Register (0x15A - 0x15B): WF2BM3

This register contains the last 16 bytes mask values of the Wake-Up frame 2 pattern. Setting bit [0] selects the 49th byte of the Wake-Up frame 2. Setting bit [15] selects the 64th byte of the Wake-Up frame 2.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF2BM3 Wake-Up frame 2 Byte Mask 3. The last 16 byte mask covering bytes 49 to 64 of a Wake-Up frame 2 pattern.

0x15C - 0x15F: Reserved

June 11, 2014 205 Revision 1.0

#### Wake-Up Frame 3 CRC0 Register (0x160 - 0x161): WF3CRC0

This register contains the expected CRC values of the Wake-Up frame 3 pattern. The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
45.0	0x0000	RW	WF3CRC0
15-0			Wake-Up frame 3 CRC (lower 16 bits). The expected CRC value of a Wake-Up frame 3 pattern.

#### Wake-Up Frame 3 CRC1 Register (0x162 - 0x163): WF3CRC1

This register contains the expected CRC values of the Wake-Up frame 3 pattern. The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the Wake-Up byte mask registers.

Bit	Default Value	R/W	Description
15-0	0 0x0000	RW	WF3CRC1
15-0			Wake-Up frame 3 CRC (upper 16 bits). The expected CRC value of a Wake-Up frame 3 pattern.

#### Wake-Up Frame 3 Byte Mask 0 Register (0x164 – 0x165): WF3BM0

This register contains the first 16 bytes mask values of the Wake-Up frame 3 pattern. Setting bit [0] selects the first byte of the Wake-Up frame 3, setting bit [15] selects the 16th byte of the Wake-Up frame 3.

Bit	Default Value	R/W	Description
45.0	00000	DW	WF3BM0
15-0	0x0000	RW	Wake-Up Frame 3 Byte Mask 0. The first 16 byte mask of a Wake-Up frame 3 pattern.

#### Wake-Up Frame 3 Byte Mask 1 Register (0x166 – 0x167): WF3BM1

This register contains the next 16 bytes mask values of the Wake-Up frame 3 pattern. Setting bit [0] selects the 17th byte of the Wake-Up frame 3. Setting bit [15] selects the 32nd byte of the Wake-Up frame 3.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF3BM1 Wake-Up Frame 3 Byte Mask 1. The next 16 byte mask covering bytes 17 to 32 of a Wake-Up
			frame 3 pattern.

#### Wake-Up Frame 3 Byte Mask 2 Register (0x168 - 0x169): WF3BM2

This register contains the next 16 bytes mask values of the Wake-Up frame 3 pattern. Setting bit [0] selects the 33rd byte of the Wake-Up frame 3. Setting bit [15] selects the 48th byte of the Wake-Up frame 3.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF3BM2 Wake-Up Frame 3 Byte Mask 2. The next 16 byte mask covering bytes 33 to 48 of a Wake-Up
			frame 3 pattern.

June 11, 2014 206 Revision 1.0

# Wake-Up Frame 3 Byte Mask 3 Register (0x16A – 0x16B): WF3BM3

This register contains the last 16 bytes mask values of the Wake-Up frame 3 pattern. Setting bit [0] selects the 49th byte of the Wake-Up frame 3. Setting bit [15] selects the 64th byte of the Wake-Up frame 3.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	WF3BM3 Wake-Up Frame 3 Byte Mask 3. The last 16 byte mask covering bytes 49 to 64 of a Wake-Up frame 3 pattern.

0x16C - 0x16F: Reserved

June 11, 2014 207 Revision 1.0

# Internal I/O Register Space Mapping for the Queue Management Unit (QMU) (0x170 - 0x1FF)

# Transmit Control Register (0x170 - 0x171): TXCR

This register holds control information programmed by the CPU to control the QMU transmit module function.

Bit	Default Value	R/W	Description
15-9	-	RO	Reserved.
			TCGICMP Transmit Checksum Generation for ICMP
8	0	RW	When this bit is set, the device hardware is enabled to generate an ICMP frame checksum in a non-fragmented ICMP frame.
			TCGUDP Transmit Checksum Generation for UDP
7	0	RW	When this bit is set, the device hardware is enabled to generate a UPD frame checksum in a non-fragmented UDP frame.
			TCGTCP Transmit Checksum Generation for TCP
6	0	RW	When this bit is set, the device hardware is enabled to generate a TCP frame checksum in a non-fragmented TCP frame.
			TCGIP Transmit Checksum Generation for IP
5	0	RW	When this bit is set, the device hardware is enabled to generate an IP header checksum in a non-fragmented IP frame.
			FTXQ Flush Transmit Queue
4	0	RW	When this bit is set, the transmit queue memory is cleared and TX frame pointer is reset.
			Note: Disable the TXE transmit enable bit[0] first before setting this bit, then clear this bit to normal operation.
			TXFCE Transmit Flow Control Enable
3	0	RW	When this bit is set and the device is in full-duplex mode, flow control is enabled. The device transmits a PAUSE frame when the receive buffer capacity reaches a threshold level that will cause the buffer to overflow.
			When this bit is set and the device is in half-duplex mode, back-pressure flow control is enabled. When this bit is cleared, no transmit flow control is enabled.
			TXPE Transmit Padding Enable
2	0	0 RW	When this bit is set, the device automatically adds a padding field to a packet shorter than 64 bytes.
			Note: Setting this bit requires enabling the add CRC feature (bit[1] = "1") to avoid CRC errors for the transmit packet.
			TXCE Transmit CRC Enable
1	0	RW	When this bit is set, the device automatically adds a 32-bit CRC checksum field to the end of a transmit frame.
			TXE Transmit Enable
0	0	RW	When this bit is set, the transmit module is enabled and placed in a running state. When reset, the transmit process is placed in the stopped state after the transmission of the current frame is completed.

June 11, 2014 208 Revision 1.0

# Transmit Status Register (0x172 – 0x173): TXSR

This register keeps the status of the last transmitted frame in the QMU transmit module.

Bit	Default Value	R/W	Description
15-14	00	RO	Reserved
40	0	D C	TXLC Transmit Late Collision
13		RO	This bit is set when a transmit late collision occurs.
12	0	RO	TXMC Transmit Maximum Collision
12	U		This bit is set when a transmit maximum collision is reached.
11-6	-	RO	Reserved
			TXFID Transmit Frame ID
5-0	_	- RO	This field identifies the transmitted frame. All of the transmit status information in this register belongs to the frame with this ID.

## Receive Control Register 1 (0x174 - 0x175): RXCR1

This register holds control information programmed by the host to control the receive function in the QMU module.

Bit	Default Value	R/W	Description
			FRXQ Flush Receive Queue
15	0	RW	When this bit is set, The receive queue memory is cleared and RX frame pointer is reset.
	,	1000	Note: Disable the RXE receive enable bit[0] first before setting this bit, then clear this bit for normal operation.
			RXUDPFCC Receive UDP Frame Checksum Check Enable
14	0	RW	While this bit is set, if any received UDP frame has an incorrect UDP checksum, the frame will be discarded.
			RXTCPFCC Receive TCP Frame Checksum Check Enable
13	13 0	RW	While this bit is set, if any received TCP frame has an incorrect TCP checksum, the frame will be discarded.
		RW	RXIPFCC Receive IP Frame Checksum Check Enable
12	0		While this bit is set, if any received IP frame has an incorrect IP checksum, the frame will be discarded.
	1	RW	RXPAFMA Receive Physical Address Filtering with MAC Address Enable
11			This bit enables the RX function to receive the physical address that passes the MAC Address filtering mechanism (see MAC Address Filtering Scheme in Table 2 for details).
			RXFCE Receive Flow Control Enable
10	0	RW	When this bit is set and the device is in full-duplex mode, flow control is enabled, and the device will acknowledge a PAUSE frame from the receive interface; i.e., the outgoing packets are pending in the transmit buffer until the PAUSE frame control timer expires. This field has no meaning in half-duplex mode and should be programmed to "0".
			When this bit is cleared, flow control is not enabled.
			RXEFE Receive Error Frame Enable
9	0	RW	When this bit is set, frames with CRC error are allowed to be received into the RX queue.
			When this bit is cleared, all CRC error frames are discarded.
			RXMAFMA Receive Multicast Address Filtering with MAC Address Enable
8	0	RW	When this bit is set, this bit enables the RX function to receive multicast address that pass the MAC Address filtering mechanism (see MAC Address Filtering Scheme in Table 2 for details).

# Receive Control Register 1 (0x174 – 0x175): RXCR1 (Continued)

Bit	Default Value	R/W	Description
7	0	DW	RXBE Receive Broadcast Enable
/	0	RW	When this bit is set, the RX module is enabled to receive all the broadcast frames.
			RXME Receive Multicast Enable
6	0	RW	When this bit is set, the RX module is enabled to receive all the multicast frames (including broadcast frames).
			RXUE Receive Unicast Enable
5	0	RW	When this bit is set, the RX module is enabled to receive unicast frames that match the 48-bit station MAC address of the module.
	0	RW	RXAE Receive All Enable
4			When this bit is set, the device is enabled to receive all incoming frames, regardless of the frame's destination address (see MAC Address Filtering Scheme in Table 2 for details).
3–2	00	RW	Reserved
	0		RXINVF Receive Inverse Filtering
1		RW	When this bit is set, the device receives function with address check operation in inverse filtering mode (see MAC Address Filtering Scheme in Table 2 for details).
	0		RXE Receive Enable
0		0 RW	When this bit is set, the RX block is enabled and placed in a running state.
U			When this bit is cleared, the receive process is placed in the stopped state upon completing reception of the current frame.

# Receive Control Register 2 (0x176 – 0x177): RXCR2

This register holds control information programmed by the host to control the receive function in the QMU module.

Bit	Default Value	R/W	Description
15-9	-	RO	Reserved
			EQFCPT Enable QMU Flow Control Pause Timer
8	1	RW	While this bit is set, another pause frame will be sent out if the pause timer is expired and RXQ (12KB) is still above the low water mark. The pause timer will reset itself when it expires and RXQ is still above the low water mark and it will be disabled or stop counting when RXQ is below the low water mark. The pause frame is sent out before RXQ is above the high water mark.
7-5	000	RO	Reserved
4	1	RW	IUFFP IPV4/IPV6/UDP Fragment Frame Pass  While this bit is set, the device will pass the frame without checking the UDP checksum at the received side for IPV6 UDP frames with a fragmented extension header. Operating with this bit cleared is not a valid mode since the hardware cannot calculate a correct UDP checksum without all of the IP fragments.
3	0	RW	Reserved
			UDPLFE UDP Lite Frame Enable
2	1	RW	While this bit is set, the KSZ8462 will check the checksum at receive side and generate the checksum at transmit side for UDP lite frame.
			While this bit is cleared, the KSZ8462 will pass the checksum check at receive side and skip the checksum generation at transmit side for UDP lite frame.

## Receive Control Register 2 (0x176 - 0x177): RXCR2 (Continued)

Bit	Default Value	R/W	Description
			RXICMPFCC Receive ICMP Frame Checksum Check Enable
1	0	RW	While this bit is set, any received ICMP frame (only a non-fragmented frame) with an incorrect checksum will be discarded. If this bit is not set, the frame will not be discarded even though there is an ICMP checksum error.
			RXSAF Receive Source Address Filtering
0	0	RW	While this bit is set, the device will drop the frame if the source address is the same as the MAC Address in the MARL, MARM, MARH registers.

## TXQ Memory Information Register (0x178 – 0x179): TXMIR

This register indicates the amount of free memory available in the TXQ of the QMU module.

Bit	Default Value	R/W	Description
15-13	-	RO	Reserved.
	0x1800	00 RO	TXMA Transmit Memory Available
12-0			The amount of memory available is represented in units of byte. The TXQ memory is used for both frame payload, control word.
			Note: Software must be written to ensure that there is enough memory for the next transmit frame including control information before transmit data is written to the TXQ.

#### 0x17A - 0x17B: Reserved

#### Receive Frame Header Status Register (0x17C - 0x17D): RXFHSR

This register indicates the received frame header status information. The received frames are reported in the RXFC register. This register contains the status information for the frame received, and the host processor can read as many times as the frame count value in the RXFC register.

Bit	Default Value	R/W	Description
		RO	RXFV Receive Frame Valid
15	-		This bit is set if the present frame in the receive packet memory is valid. The status information currently in this location is also valid.
			When clear, it indicates that there is either no pending receive frame or that the current frame is still in the process of receiving.
14	-	RO	Reserved
13	1	RO	RXICMPFCS Receive ICMP Frame Checksum Status
13			When this bit is set, the KSZ8462 received ICMP frame checksum is incorrect.
12	-	RO	RXIPFCS Receive IP Frame Checksum Status
12			When this bit is set, the KSZ8462 received IP header checksum is incorrect.
11		- RO	RXTCPFCS Receive TCP Frame Checksum Status
11	_	RO	When this bit is set, the KSZ8462 received TCP frame checksum is incorrect.
10		DO.	RXUDPFCS Receive UDP Frame Checksum Status
10	_	RO	When this bit is set, the KSZ8462 received UDP frame checksum is incorrect.
9-8	-	RO	Reserved

June 11, 2014 211 Revision 1.0

#### Receive Frame Header Status Register (0x17C - 0x17D): RXFHSR (Continued)

Bit	Default Value	R/W	Description
7		D0	RXBF Receive Broadcast Frame
'	_	RO	When this bit is set, it indicates that this frame has a broadcast address.
			RXMF Receive Multicast Frame
6	6 -	RO	When this bit is set, it indicates that this frame has a multicast address (including the broadcast address).
5		RO	RXUF Receive Unicast Frame
5	_	RO	When this bit is set, it indicates that this frame has a unicast address.
4	-	RO	Reserved
			RXFT Receive Frame Type
3	-	RO	When this bit is set, it indicates that the frame is an Ethernet-type frame (frame length is greater than 1500 bytes). When clear, it indicates that the frame is an IEEE 802.3 frame. This bit is not valid for "runt" frames.
2	-	RO	Reserved
	-		RXRF Receive Runt Frame
1		- RO	When this bit is set, it indicates that a frame was damaged by a collision or had a premature termination before the collision window passed.
			"Runt" frames are passed to the host only if the Pass Bad Frame bit is set.
	-	RO	RXCE Receive CRC Error
0			When this bit is set, it indicates that a CRC error has occurred on the current received frame.
			CRC error frames are passed to the host only if the Pass Bad Frame bit is set.

#### Receive Frame Header Byte Count Register (0x17E - 0x17F): RXFHBCR

This register indicates the received frame header byte count information. The received frames are reported in the RXFC register. This register contains the total number of bytes information for the frame received, and the host processor can read as many times as the frame count value in the RXFC register.

Bit	Default Value	R/W	Description
15-12	-	RO	Reserved
			RXBC Receive Byte Count
11-0	-	RO	This field indicates the present received frame byte size.
			Note: Always read low byte first for 8-bit mode operation.

June 11, 2014 212 Revision 1.0

## TXQ Command Register (0x180 - 0x181): TXQCR

This register is programmed by the host CPU to issue a transmit command to the TXQ. The present transmit frame in the TXQ memory is queued for transmit.

Bit	Default Value	R/W	Description
15-3	-	RW	Reserved
2	0	RW	Reserved
			TXQMAM TXQ Memory Available Monitor
1	0	RW	When this bit is written as a "1", the KSZ8462 will generate interrupt (bit [6] in the ISR register) to the CPU when TXQ memory is available based upon the total amount of TXQ space requested by CPU at TXNTFSR (0x19E) register.
			<b>Note</b> : This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before setting to "1" again.
	0	0 RW	METFE Manual Enqueue TXQ Frame Enable
0			When this bit is written as "1", the KSZ8462 will enable the current TX frame in the TX buffer to be queued for transmit one frame at a time.
			<b>Note</b> : This bit is self-cleared after the frame transmission is complete. The software should wait for the bit to be cleared before setting up another new TX frame.

#### RXQ Command Register (0x182 - 0x183): RXQCR

This register is programmed by the host CPU to issue DMA read or write command to the RXQ and TXQ. This register also is used to control all RX thresholds enable and status.

Bit	Default Value	R/W	Description
15-13	_	RW	Reserved
			RXDTTS RX Duration Timer Threshold Status
12	-	RO	When this bit is set, it indicates that RX interrupt is due to the time starting at the first received frame in the RXQ buffer exceeding the threshold set in the RX Duration Timer Threshold Register (0x18C, RXDTTR).
			This bit will be updated when a "1" is written to bit [13] in the ISR register.
			RXDBCTS RX Data Byte Count Threshold Status
11	-	RO	When this bit is set, it indicates that the RX interrupt is due to the number of received bytes in RXQ buffer exceeding the threshold set in the RX Data Byte Count Threshold register (0x18E, RXDBCTR).
			This bit will be updated when a "1" is written to bit [13] in the ISR register.
			RXFCTS RX Frame Count Threshold Status
10	-	RO	When this bit is set, it indicates that the RX interrupt is due to the number of received frames in RXQ buffer exceeding the threshold set in the RX Frame Count Threshold register (0x19C, RXFCTR).
			This bit will be updated when a "1" is written to bit [13] in the ISR register.
			RXIPHTOE RX IP Header Two-Byte Offset Enable
9	0	RW	When this bit is written as "1", the device will enable the adding of two bytes before the frame header in order for the IP header inside the frame contents to be aligned with a double word boundary to speed up software operation.
8	-	RW	Reserved
			RXDTTE RX Duration Timer Threshold Enable
7	0	RW	When this bit is written as "1", the device will enable the RX interrupt (bit [13] in the ISR) when the time starts at the first received frame in the RXQ buffer if it exceeds the threshold set in the RX Duration Timer Threshold register (0x18C, RXDTTR).

June 11, 2014 213 Revision 1.0

## RXQ Command Register (0x182 - 0x183): RXQCR (Continued)

Bit	Default Value	R/W	Description
			RXDBCTE RX Data Byte Count Threshold Enable
6	0	RW	When this bit is written as "1", the device will enable the RX interrupt (bit [13] in ISR) when the number of received bytes in the RXQ buffer exceeds the threshold set in the RX Data Byte Count Threshold register (0x18E, RXDBCTR).
			RXFCTE RX Frame Count Threshold Enable
5	0	RW	When this bit is written as "1", the device will enable the RX interrupt (bit [13] in ISR) when the number of received frames in the RXQ buffer exceeds the threshold set in the RX Frame Count Threshold register (0x19C, RXFCTR).
			ADRFE Auto-Dequeue RXQ Frame Enable
4	0	RW	When this bit is written as "1", the device will automatically enable RXQ frame buffer dequeue. The read pointer in the RXQ frame buffer will be automatically adjusted to the next received frame location after the current frame is completely read by the host.
			SDA Start DMA Access
3	0	RW	When this bit is written as "1", the device allows a DMA operation from the host CPU to access either the read RXQ frame buffer or the write TXQ frame buffer with CSN and RDN or WRN signals while the CMD pin is low. All register accesses are disabled except for access to this register during this DMA operation.
			This bit must be set to "0" when the DMA operation is finished in order to access the rest of the registers.
2-1	_	RW	Reserved
0	0	RW	RRXEF Release RX Error Frame
			When this bit is written as "1", the current RX error frame buffer is released.
			Note: This bit is self-cleared after the frame memory is released. The software should wait for the bit to be cleared before processing a new RX frame.

#### TX Frame Data Pointer Register (0x184 – 0x185): TXFDPR

The value of this register determines the address to be accessed within the TXQ frame buffer. When the auto increment is set, it will automatically increment the pointer value on write accesses to the data register.

The counter is incremented by one for every byte access, by two for every word access, and by four for every double word access.

Bit	Default Value	R/W	Description
15	-	RO	Reserved
	0	RW	TXFPAI TX Frame Data Pointer Auto Increment
14			When this bit is set, the TX Frame Data Pointer register increments automatically on accesses to the data register. The increment is by one for every byte access, by two for every word access, and by four for every double word access.
			0: When this bit is reset, the TX Frame Data Pointer is manually controlled by the user to access the TX frame location.
13-11	-	RO	Reserved
	0x000	RO	TXFP TX Frame Data Pointer
10-0			TX frame pointer index to the Frame Data register for access.
			This field is reset to the next available TX frame location when the TX frame data has been enqueued through the TXQ command register.

## RX Frame Data Pointer Register (0x186 - 0x187): RXFDPR

Bits [10:0] of this register determine the address to be accessed within the RXQ frame buffer. When the auto increment function is set, it will automatically increment the RXQ Pointer on read accesses to the data register. The counter is incremented is by one for every byte access, by two for every word access, and by four for every double word access.

Bit	Default Value	R/W	Description
15	-	RO	Reserved
14	0	RW	RXFPAI RX Frame Pointer Auto Increment
			1 = When this bit is set, the RXQ Address register increments automatically on accesses to the data register. The increment is by one for every byte access, by two for every word access, and by four for every double word access.
			0 = When this bit is reset, the RX frame data pointer is manually controlled by user to access the RX frame location.
13	-	RO	Reserved
	1	RW	WST Write Sample Time
12			This bit is used to select the WRN active to write data valid time as shown in Figure 22.
			0 = WRN active to write data valid sample time is range of 8ns (minimum) to 16ns (maximum).
			1 = WRN active to write data valid sample time is 4ns (maximum).
11	-	RW	EMS Endian Mode Selection
			This bit indicates the mode of the 8/16-bit host interface – either big endian or little endian. The mode is determined at reset or power up by the strap-in function on pin 62, and should not be changed when writing to this register.
			0 = Set to little endian mode
			1 = Set to big endian mode
10-0	0x000	WO	RXFP RX Frame Pointer
			RX Frame data pointer index to the data register for access.
			This pointer value must reset to 0x000 before each DMA operation from the host CPU to read RXQ frame buffer.

#### 0x188 - 0x18B: Reserved

#### RX Duration Timer Threshold Register (0x18C - 0x18D): RXDTTR

This register is used to program the received frame duration timer threshold.

Bit	Default Value	R/W	Description
15-0	0x0000	RW	RXDTT Receive Duration Timer Threshold
			These bits are used to program the "received frame duration timer threshold" value in 1 $\mu$ s increments. The maximum value is 0xCFFF.
			When bit [7] is set to "1" in RXQCR register, the KSZ8462 will set the RX interrupt (bit [13] in ISR) after the timer starts at the first received frame in the RXQ buffer and when it exceeds the threshold set in this register.

June 11, 2014 215 Revision 1.0

# RX Data Byte Count Threshold Register (0x18E – 0x18F): RXDBCTR

This register is used to program the received data byte count threshold.

Bit	Default Value	R/W	Description
15-0 0x0000		RXDBCT Receive Data Byte Count Threshold	
		RW	These bits are used to program the "received data byte threshold" value in byte count.
	0x0000		When bit [6] is set to "1" in RXQCR register, the KSZ8462 will set the RX interrupt (bit [13] in ISR) when the number of received bytes in the RXQ buffer exceeds the threshold set in this register.

June 11, 2014 216 Revision 1.0

# **Internal I/O Register Space Mapping for Interrupt Registers (0x190 – 0x193)**

# Interrupt Enable Register (0x190 - 0x191): IER

This register enables the interrupts from the QMU, PTP and other sources.

Bit	Default Value	R/W	Description
			LCIE Link Change Interrupt Enable
15	0	RW	1 = When this bit is set, the link change interrupt is enabled.
			0 = When this bit is reset, the link change interrupt is disabled.
			TXIE Transmit Interrupt Enable
14	0	RW	1 = When this bit is set, the transmit interrupt is enabled.
			0 = When this bit is reset, the transmit interrupt is disabled.
			RXIE Receive Interrupt Enable
13	0	RW	1 = When this bit is set, the receive interrupt is enabled.
			0 = When this bit is reset, the receive interrupt is disabled.
			PTP Timestamp Interrupt Enable
12	0	RO	This status bit is an "OR" of the PTP_TS_IE[11:0] bits. Clearing the appropriate enable bit in the PTP_TS_IE register (0x68E – 0x68F) or clearing the appropriate status bit in the PTP_TS_IS register (0x68C – 0x68D) will clear this bit. When writing this register, always write this bit as a zero.
			RXOIE Receive Overrun Interrupt Enable
11	0	RW	1 = When this bit is set, the receive overrun interrupt is enabled.
			0 = When this bit is reset, the receive overrun interrupt is disabled.
			PTP Trigger Output Unit Interrupt Enable
10	0	RO	This status bit is an "OR" of the PTP_TRIG_IE[11:0] bits. Clearing the appropriate enable bit in the PTP_TRIG_IE register (0x68A – 0x68B) or clearing the appropriate status bit in the PTP_TRIG_IS register (0x688 – 0x689) will clear this bit. When writing this register, always write this bit as a zero.
			TXPSIE Transmit Process Stopped Interrupt Enable
9	0	RW	1 = When this bit is set, the transmit process stopped interrupt is enabled.
			0 = When this bit is reset, the transmit process stopped interrupt is disabled.
			RXPSIE Receive Process Stopped Interrupt Enable
8	0	RW	1 = When this bit is set, the receive process stopped interrupt is enabled.
			0 = When this bit is reset, the receive process stopped interrupt is disabled.
7	0	RW	Reserved
			TXSAIE Transmit Space Available Interrupt Enable
6	0	RW	1 = When this bit is set, the transmit memory space available interrupt is enabled.
			0 = When this bit is reset, the transmit memory space available interrupt is disabled.
			RXWFDIE Receive Wake-Up Frame Detect Interrupt Enable
5	0	RW	1 = When this bit is set, the receive Wake-Up frame detect interrupt is enabled.
			0 = When this bit is reset, the receive Wake-Up frame detect interrupt is disabled.

June 11, 2014 217 Revision 1.0

# Interrupt Enable Register (0x190 – 0x191): IER (Continued)

Bit	Default Value	R/W	Description
			RXMPDIE Receive Magic Packet Detect Interrupt Enable
4	0	RW	1 = When this bit is set, the receive Magic Packet detect interrupt is enabled.
			0 = When this bit is reset, the receive Magic Packet detect interrupt is disabled.
			LDIE Linkup Detect Interrupt Enable
3	0	RW	1 = When this bit is set, the wake-up from Link-Up detected interrupt is enabled.
			0 = When this bit is reset, the wake-up from Link-Up detected interrupt is disabled.
			EDIE Energy Detect Interrupt Enable
2	0	RW	1 = When this bit is set, the wake-up from energy detect interrupt is enabled.
			0 = When this bit is reset, the energy detect interrupt is disabled.
1–0	00	RO	Reserved

# Interrupt Status Register (0x192 - 0x193): ISR

This register contains the status bits for all interrupt sources.

When the corresponding enable bit is set, it causes the interrupt pin to be asserted.

This register is usually read by the host CPU and device drivers during an interrupt service routine or polling. The register bits are not cleared when read. The user has to write a "1" to clear.

Bit	Default Value	R/W	Description
			LCIS Link Change Interrupt Status
15	0	RO (W1C)	When this bit is set, it indicates that the link status has changed from link up to link down, or link down to link up.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
			TXIS Transmit Interrupt Status
14	0	RO (W1C)	When this bit is set, it indicates that the TXQ MAC has transmitted at least a frame on the MAC interface and the QMU TXQ is ready for new frames from the host.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
			RXIS Receive Interrupt Status
13	0	RO (W1C)	When this bit is set, it indicates that the QMU RXQ has received at least a frame from the MAC interface and the frame is ready for the host CPU to process.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
			PTP Timestamp Interrupt Status
12	0	RO (W1C)	When this bit is set, it indicates that one of 12 timestamp input units is ready (TS_RDY = "1") or the egress timestamp is available from either port 1 or port 2.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
			RXOIS Receive Overrun Interrupt Status
11	0	RO (W1C)	When this bit is set, it indicates that the receive overrun status has occurred.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
			PTP Trigger Unit Interrupt Status
10	0	RO (W1C)	When this bit is set, it indicates that one of 12 trigger output units is done or has an error.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.

June 11, 2014 218 Revision 1.0

# Interrupt Status Register (0x192 – 0x193): ISR (Continued)

Bit	Default Value	R/W	Description
			TXPSIS Transmit Process Stopped Interrupt Status
9	0	RO (W1C)	When this bit is set, it indicates that the transmit process has stopped.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
			RXPSIS Receive Process Stopped Interrupt Status
8	0	RO (W1C)	When this bit is set, it indicates that the receive process has stopped.
			This edge-triggered interrupt status is cleared by writing a "1" to this bit.
7	0	RO	Reserved
6	0	DO (M/4C)	TXSAIS Transmit Space Available Interrupt Status
6	0	RO (W1C)	When this bit is set, it indicates that transmit memory space available status has occurred.
			RXWFDIS Receive Wake-Up Frame Detect Interrupt Status
5	0	RO	When this bit is set, it indicates that a Wake-Up frame has been received. Write "1000" to PMCTRL[5:2] to clear this bit.
			RXMPDIS Receive Magic Packet Detect Interrupt Status
4	0	RO	When this bit is set, it indicates that a Magic Packet has been received. Write "0100" to PMCTRL[5:2] to clear this bit.
			LDIS Linkup Detect Interrupt Status
3	0	RO	When this bit is set, it indicates that wake-up from linkup detect status has occurred. Write 0010 to PMCTRL[5:2] to clear this bit.
			EDIS Energy Detect Interrupt Status
2	0	RO	When this bit is set and bit [2] = "1", bit [0] = "0" in the IER register, it indicates that wake-up from energy detect status has occurred. When this bit is set and bit [2, 0] = "1" in the IER register, it indicates that wake-up from energy detect status has occurred.
			Write 0001 to PMCTRL[5:2] to clear this bit.
1-0	00	RO	Reserved

0x194 - 0x19B: Reserved

# Internal I/O Register Space Mapping for the Queue Management Unit (QMU) (0x19C – 0x1B9)

#### RX Frame Count and Threshold Register (0x19C – 0x19D): RXFCTR

This register is used to program the received frame count threshold.

Bit	Default Value	R/W	Description
15-8	0x00	RW	Reserved
			RXFCT Receive Frame Count Threshold
			This register is used to program the received frame count threshold value.
7-0	0x00	RW	When bit [5] set to "1" in the RXQCR register, the device will set interrupt bit [13] in the ISR when the number of received frames in RXQ buffer exceeds the threshold set in this register. The count has to be at least equal to or greater than "1" to enable correct functioning of the hardware. A write of "1" to this register while the receive is enabled will result in erratic hardware operation.

# TX Next Total Frames Size Register (0x19E – 0x19F): TXNTFSR

This register is used by the Host CPU to program the total amount of TXQ buffer space requested for the next transmit.

Bit	Default Value	R/W	Description
			TXNTFSR TX Next TXQ Buffer Frame Space Required
15-0	0x0000	RW	The Host CPU programs the contents of this register to indicate the total amount of TXQ buffer space which is required for the next "one-frame" transmission. It contains the frame size in double-word count (multiples of four bytes).
			When bit [1] (TXQ memory available monitor) is set to "1" in the TXQCR register, the device will generate interrupt (bit [6] in the ISR register) to the CPU when TXQ memory is available based upon the total amount of TXQ space requested by the CPU in this register.

#### MAC Address Hash Table Register 0 (0x1A0 - 0x1A1): MAHTR0

The 64-bit MAC address table is used for group address filtering and it is enabled by selecting item 5 "Hash perfect" mode in Table 2. This value is defined as the six most significant bits from CRC circuit calculation result that is based on 48-bit of DA input. The two most significant bits select one of the four registers to be used, while the others determine which bit within the register.

#### Multicast Table Register 0

Bit	Default Value	R/W	Description
			HT0 Hash Table 0
			When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered.
15-0	0x0000	) RW	When the appropriate bit is cleared, the packet will be dropped.
			<b>Note</b> : When "Receive All" (RXCR1, bit[4]) and the "Receive Multicast Addr. Filtering with the MAC Address" (RXCR1, bit[8]) bit is set, all multicast addresses are received regardless of the multicast table value.

June 11, 2014 220 Revision 1.0

# MAC Address Hash Table Register 1 (0x1A2 - 0x1A3): MAHTR1

# Multicast Table Register 1

Bit	Default Value	R/W	Description
			HT1 Hash Table 1
			When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered.
15-0	0x0000	RW	When the appropriate bit is cleared, the packet will be dropped.
			<b>Note</b> : When "Receive All" (RXCR1, bit[4]) and the "Receive Multicast Addr. Filtering with the MAC Address" (RXCR1, bit[8]) bit is set, all multicast addresses are received regardless of the multicast table value.

# MAC Address Hash Table Register 2 (0x1A4 – 0x1A5): MAHTR2

# Multicast Table Register 2

Bit	Default Value	R/W	Description
	0x0000	RW	HT2 Hash Table 2
			When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered.
15-0			When the appropriate bit is cleared, the packet will be dropped.
			<b>Note</b> : When "Receive All" (RXCR1, bit[4]) and the "Receive Multicast Addr. Filtering with the MAC Address" (RXCR1, bit[8]) bit is set, all multicast addresses are received regardless of the multicast table value.

# MAC Address Hash Table Register 3 (0x1A6 - 0x1A7): MAHTR3

# Multicast Table Register 3

Bit	Default Value	R/W	Description
	0x0000	RW	HT3 Hash Table 2
			When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered.
15-0			When the appropriate bit is cleared, the packet will be dropped.
			<b>Note</b> : When "Receive All" (RXCR1, bit[4]) and the "Receive Multicast Addr. Filtering with the MAC Address" (RXCR1, bit[8]) bit is set, all multicast addresses are received regardless of the multicast table value.

#### 0x1A8 - 0x1AF: Reserved

# Flow Control Low Water Mark Register (0x1B0 – 0x1B1): FCLWR

This register is used to control the flow control for low water mark in QMU RX queue.

Bit	Default Value	R/W	Description
15-12	-	RW	Reserved
			FCLWC Flow Control Low Water Mark Configuration
11-0	0x600	RW	These bits define the QMU RX queue low water mark configuration. It is in double words count and default is 6KB available buffer space out of 12KB.

# Flow Control High Water Mark Register (0x1B2 - 0x1B3): FCHWR

This register is used to control the flow control for high water mark in QMU RX queue.

Bit	Default Value	R/W	Description
15-12	-	RW	Reserved
			FCHWC Flow Control High Water Mark Configuration
11-0	0x400	RW	These bits define the QMU RX queue high water mark configuration. It is in double words count and default is 4KB available buffer space out of 12KB.

# Flow Control Overrun Water Mark Register (0x1B4 – 0x1B5): FCOWR

This register is used to control the flow control for overrun water mark in QMU RX queue.

Bit	Default Value	R/W	Description
15-12	1	RW	Reserved
11-0	0x040	0 RW	FCLWC Flow Control Overrun Water Mark Configuration
			These bits define the QMU RX queue overrun water mark configuration. It is in double words count and default is 256 bytes available buffer space out of 12KB.

# RX Frame Count Register (0x1B8 - 0x1B9): RXFC

This register indicates the current total amount of received frame count in RXQ frame buffer

Bit	Default Value	R/W	Description
			RXFC RX Frame Count
15-8	0x00	RO	Indicates the total received frames in RXQ frame buffer when the receive interrupt (bit [13] = "1" in the ISR) occurred and a '1' is written to clear this bit [13] in the ISR. The host CPU can start to read the updated receive frame header information in RXFHSR/RXFHBCR registers after reading the RX frame count register
7-0	0x00	RW	Reserved

#### 0x1BA - 0x1FF: Reserved

June 11, 2014 222 Revision 1.0

# Internal I/O Register Space Mapping for Trigger Output Units (12 Units, 0x200 – 0x3FF)

# Trigger Error Register (0x200 - 0x201): TRIG\_ERR

This register contains the trigger output unit error status.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Trigger Output Unit Error
11-0	0x000	00 RO	1 = The trigger time is set earlier than the system time clock when TRIG_NOTIFY bit is set to "1" in TRIG_CFG1 register and it will generate interrupt to host if interrupt enable bit is set in PTP_TRIG_IE register. This bit can be cleared by resetting the TRIG_EN bit to "0".
			0 = No trigger output unit error.
			There are 12 trigger output units and therefore there is a corresponding error bit for each of the trigger output units, bit[11:0] = unit [12:1].

# Trigger Active Register (0x202 – 0x203): TRIG\_ACTIVE

This register contains the trigger output unit active status.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Trigger Output Unit Active
	0x000	RO	1 = The trigger output unit is enabled and active without error.
11-0			0 = The trigger output unit is finished and inactive.
			There are 12 trigger output units and therefore there is a corresponding active bit for each of the trigger output units, bit[11:0] = unit [12:1].

# Trigger Done Register (0x204 – 0x205): TRIG\_DONE

This register contains the trigger output unit event done status.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Trigger Output Unit Event Done
11-0	0x000	RO (W1C)	1 = The trigger output unit event has been generated when TRIG_NOTIFY bit is set to "1" in TRIG_CFG1 register (write "1" to clear this bit) and it will generate interrupt to host if interrupt enable bit is set in PTP_TRIG_IE register.
			0 = The trigger output unit event is not generated.
			There are 12 trigger output units and therefore there is a corresponding done bit for each of the trigger output units, bit[11:0] = Unit [12:1].

June 11, 2014 223 Revision 1.0

# Trigger Enable Register (0x206 - 0x207): TRIG\_EN

This register contains the trigger output unit enable control bits.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
	0x000	RW	Trigger Output Unit Enable
11-0			1 = Enables the selected trigger output unit and will self-clear when the trigger output is generated. In cascade mode, only enable the head of trigger unit.
			0 = The trigger output unit is disabled.
			There are 12 trigger output units and therefore there is a corresponding enable bit for each of the trigger output units, bit[11:0] = unit [12:1].

# Trigger Software Reset Register (0x208 - 0x209): TRIG\_SW\_RST

This register contains the software reset bits for the trigger output units.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
		0x000 RW/SC	Trigger Output Unit Software Reset
11-0	0x000		<ul><li>1 = When set, the selected trigger output unit is put into the inactive state and default setting. This can be used to stop the cascade mode in continuous operation and prepare the selected trigger unit for the next operation.</li></ul>
			0 = While zero, the selected trigger output unit is in normal operating mode.
			There are 12 trigger output units and therefore there is a corresponding software reset bit for each of the trigger output units, bit[11:0] = Unit [12:1].

# Trigger Output Unit 12 Output PPS Pulse Width Register (0x20A - 0x20B): TRIG12\_PPS\_WIDTH

This register contains the trigger output unit 12 PPS pulse width and trigger output unit 1 path delay compensation.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
11	0	RW	Reserved
		RW	Path Delay Compensation for Trigger Output Unit 1
10-8	000		These three bits are used to compensate the path delay of clock skew for event trigger output unit 1 in the range of $0 \sim 7$ ns (bit [11] = "1") or $0 \sim 28$ ns (bit [11] = "0").
		0x00 RW	PPS Pulse Width for Trigger Output Unit 12
7-0	0x00		This is upper third byte [23:16] in conjunction with the unit 12 trigger output pulse width in TRIG12_CFG_2[15:0] (0x38A) register to make this register value for PPS pulse width up to 134ms.

0x20C - 0x21F: Reserved

June 11, 2014 Revision 1.0

# Trigger Output Unit 1 Target Time in Nanoseconds Low-Word Register (0x220 – 0x221): TRIG1\_TGT\_NSL

This register contains the Trigger Output Unit 1 target time in nanoseconds low-word.

Bit	Default	R/W	Description
15 0	0x0000	000 RW	Trigger Output Unit 1 Target Time in Nanoseconds Low-Word [15:0]
15-0			This is low-word of target time for trigger output unit 1 in nanoseconds.

# Trigger Output Unit 1 Target Time in Nanoseconds High-Word Register (0x222 – 0x223): TRIG1\_TGT\_NSH

This register contains the trigger output unit 1 target time in nanoseconds high-word.

Bit	Default	R/W	Description
15-14	0x0	RO	Reserved
13-0	02000	D\//	Trigger Output Unit 1 Target Time in Nanoseconds High-Word [29:16]
13-0	0x0000	RW	This is high-word of target time for trigger output unit 1 in nanoseconds.

#### Trigger Output Unit 1 Target Time in Seconds Low-Word Register (0x224 – 0x225): TRIG1\_TGT\_SL

This register contains the trigger output unit 1 target time in seconds low-word.

E	Bit	Default	R/W	Description
11	5-0	0,40000	DW	Trigger Output Unit 1 Target Time in Seconds Low-Word [15:0]
18	15-0 0x0000	0x0000	RW	This is low-word of target time for trigger output unit 1 in seconds.

# Trigger Output Unit 1 Target Time in Seconds High-Word Register (0x226 - 0x227): TRIG1\_TGT\_SH

This register contains the trigger output unit 1 target time in seconds high-word.

	Bit	Default	R/W	Description
	15-0	0x0000	D\A/	Trigger Output Unit 1 Target Time in Seconds High-Word [31:16]
			000 RW	This is high-word of target time for trigger output unit 1 in seconds.

# Trigger Output Unit 1 Configuration and Control Register 1 (0x228 – 0x229): TRIG1\_CFG\_1

This register (1 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
			Enable This Trigger Output Unit in Cascade Mode
15	0	RW	1 = Enable this trigger output unit in cascade mode.
			0 = Disable this trigger output unit in cascade mode.
			Indicate a Tail Unit for This Trigger Output Unit in Cascade Mode
			1 = This trigger output unit is the last unit of the chain in cascade mode.
14	0	RW	0 = This trigger output unit is not the last unit of a chain in cascade mode.  Note: When this bit is set "0" in all CFG_1 trigger units, and all units are in cascade mode, the iteration count is ignored and it becomes infinite. To stop the infinite loop, set the respective bit[11:0] in TRIG_SW_RST register.
			Select Upstream Trigger Unit in Cascade Mode
			These bits select one of the 12 upstream trigger output units in cascade mode.
13-10	0xF	RW	Note that 0x0 indicates TOU1, and 0xB indicates TOU12. (Values 0xC to 0xF do not indicate any TOU.) For example, if units 1, 2 and 3 (tail unit) are set up in cascade mode, then these 4 bits are set as follows at the three trigger output units: Unit 1 is set to 0x2 (indicates TOU3), at unit 2 is set to 0x0 (indicates TOU1) and at unit 3 is to set 0x1 (indicates TOU2).
			Trigger Now
9	0	RW	1 = Immediately create the trigger output if the trigger target time is less than the system time clock.
			0 = Wait for the trigger target time to occur to trigger the event output.
			Trigger Notify
8	0	RW	Enable reporting both TRIG_DONE and TRIG_ERR status as well as interrupt to host if the interrupt enable bit is set in the TRIG_IE register.
			0 = Disable reporting both TRIG_DONE and TRIG_ERR status.
7	0	RO	Reserved

June 11, 2014 226 Revision 1.0

# Trigger Output Unit 1 Configuration and Control Register 1 (0x228 – 0x229): TRIG1\_CFG\_1 (Continued)

Bit	Default	R/W	Description
			Trigger Output Signal Pattern
			This field selects the trigger output signal pattern when TRIG_EN = "1" and trigger target time has reached the system time:
			000: TRIG_NEG_EDGE - Generates negative edge (from default "H" -> "L" and stays "L").
			001: TRIG_POS_EDGE - Generates positive edge (from default "L" -> "H" and stays "H").
			010: TRIG_NEG_PULSE - Generates negative pulse (from default "H" -> "L" pulse -> "H" and stays "H"). The pulse width is defined in TRIG1_CFG_2 register.
			011: TRIG_POS_PULSE - Generates positive pulse (from default "L" -> "H" pulse - > "L" and stays "L)". The pulse width is defined in TRIG1_CFG_2 register.
6-4	000	RW	100: TRIG_NEG_CYCLE - Generates negative periodic signal. The "L" pulse width is defined in TRIG1_CFG_2 register, the cycle width is defined in TRIG1_CFG_3/4 registers and the number of cycles is defined in TRIG1_CFG_5 register (it is an infinite number if this register value is zero).
			101: TRIG_POS_CYCLE - Generates positive periodic signal. The "H" pulse width is defined in TRIG1_CFG_2 register, the cycle width is defined in TRIG1_CFG_3/4 registers and the number of cycles is defined in TRIG1_CFG_5 register (it is an infinite number if this register value is zero).
			110: TRIG_REG_OUTPUT - Generates an output signal from a 16-bit register. This 16-bit register bit-pattern in TRIG1_CFG_6 is shifted LSB bit first and looped, each bit width is defined in TRIG1_CFG_3/4 registers and total number of bits to shift out is defined in TRIG1_CFG_5 register (it is an infinite number if this register value is zero).
			111: Reserved
			Note: the maximum output clock frequency is up to 12.5MHz.
			Select GPIO[6:0] for This Trigger Output Unit
3-0	0x0	RW	Associates one of the 7 GPIO pins to this trigger output unit. The trigger output signals are OR'ed together to form a combined signal if multiple trigger output units have selected the same GPIO output pin.
			0x0 indicates GPIO0, and 0x6 indicates GPIO6. (0x7 to 0xF are not used.)

# Trigger Output Unit 1 Configuration and Control Register 2 (0x22A - 0x22B): TRIG1\_CFG\_2

This register (2 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
		000 RW	Trigger Output Pulse Width
			This number defines the width of the generated pulse or periodic signal from this trigger output unit. Its unit value is equal to 8ns. For example, the pulse width is 80ns if this register value is 10 (0xA).
15-0	0x0000		Iteration Count
			This number defines the iteration count for register trigger output pattern (TRIG1_CFG_6) in cascade mode when this trigger output unit is the tail unit. For example, 0x0000 = 1 count and 0x000F = 16 counts. It is an infinite number if there is no tail unit in cascade mode.

# Trigger Output Unit 1 Configuration and Control Register 3 (0x22C - 0x22D): TRIG1\_CFG\_3

This register (3 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
			Trigger Output Cycle Width or Bit Width Low-Word [15:0]
15-0	0x0000	RW	To define cycle width for generating periodic signal or to define each bit width in TRIG1_CFG_8. A unit number of value equals to 1ns. For example, the cycle or bit width is 80ns if this register value is 80 (0x50) and next register value = 0x0000.

#### Trigger Output Unit 1 Configuration and Control Register 4 (0x22E - 0x22F): TRIG1\_CFG\_4

This register (4 of 8) contains the Trigger Output Unit 1 configuration and control bits.

Bit	Default	R/W	Description
			Trigger Output Cycle Width Bit or Width High-Word [31:16]
15-0	0x0000	RW	This number defines the cycle width when generating periodic signals using this trigger output unit.  Also, it is used to define each bit width in TRIG1_CFG_8. Each unit is equal to 1ns.

# Trigger Output Unit 1 Configuration and Control Register 5 (0x230 - 0x231): TRIG1\_CFG\_5

This register (5 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
	0x0000	000 RW	Trigger Output Cycle Count
			This number defines the quantity of cycles of the periodic signal output by the Trigger Output Unit. Use a value of zero for infinite repetition. Valid for TRIG_NEG_CYCLE and TRIG_POS_CYCLE modes.
15-0			Bit Count
			This number can define the number of bits that are output when generating output signals from the bit pattern register. It is an infinite number if this register value is zero. Valid for TRIG_REG_OUTPUT mode.

June 11, 2014 228 Revision 1.0

# Trigger Output Unit 1 Configuration and Control Register 6 (0x232 - 0x233): TRIG1\_CFG\_6

This register (6 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
	0x0000	DW	Trigger Output Unit Bit Pattern
			This register is used to define the output bit pattern when the TRIG_REG_OUTPUT mode is selected.
15-0			Iteration Count
15-0		RW	This register is used as the iteration count for the trigger output unit when the tail unit is in cascade mode but not using register mode. It is the number of cycles programmed in CFG_5 to be output by the trigger output unit. For example, 0x0000 =1 count, 0x000F =16 counts. An infinite number of cycles will occur if there is no tail unit in cascade mode.

# Trigger Output Unit 1 Configuration and Control Register 7 (0x234 – 0x235): TRIG1\_CFG\_7

This register (7 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
			Trigger Output Iteration Cycle Time in Cascade Mode Low-Word [15:0]
15-0	0x0000	RW	The value in this pair of registers defines the iteration cycle time for the trigger output unit in cascade mode. This value will be added to the current trigger target time for establishing the next trigger time for the trigger output unit. A unit number of value equals to 1ns. For example, the cycle is 800 ns if this register value is 800 (0x320) and next register value = 0x0000. The iteration count (CFG_6) x trigger output cycle count (CFG_5) x waveform cycle time must be less than the iteration cycle time specified in CFG_7 and CFG_8.

# Trigger Output Unit 1 Configuration and Control Register 8 (0x236 - 0x237): TRIG1\_CFG\_8

This register (8 of 8) contains the trigger output unit 1 configuration and control bits.

Bit	Default	R/W	Description
			Trigger Output Iteration Cycle Time in Cascade Mode High-Word [31:16]
15-0	0x0000	RW	The value in this pair of registers defines the iteration cycle time for the trigger output unit in cascade mode. This value will be added to the current trigger target time for establishing the next trigger time for the trigger output unit. A unit number of value equals 1ns.

0x238 - 0x23F: Reserved

June 11, 2014 229 Revision 1.0

#### Trigger Output Unit 2 Target Time and Output Configuration/Control Registers (0x240 – 0x257)

These 12 registers contain the trigger output unit 2 target time and configuration/control bits, TRIG2\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237). Note that there is one bit that is different in this set of register bits. It is indicated below.

#### Trigger Output Unit 2 Configuration and Control Register 1 (0x248 – 0x249): TRIG2\_CFG\_1

This register contains the trigger output unit 2 configuration and control bits.

Bit	Default	R/W	Description
			Trigger Unit 2 Clock Edge Output Select
7	0	RW	This bit is used to select either the positive edge or negative edge of the 125MHz to clock out the trigger unit 2 output. This bit only pertains to usage with GPIO1 pin. This bit will not function with any other GPIO pin.
			1 = Use negative edge of 125MHz clock to clock out data 0 = Use positive edge of 125MHz clock to clock out data

#### 0x258 - 0x25F: Reserved

#### Trigger Output Unit 3 Target Time and Output Configuration/Control Registers (0x260 – 0x277)

These 12 registers contain the trigger output unit 3 target time and configuration/control bits, TRIG3\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

#### 0x278 - 0x27F: Reserved

#### Trigger Output Unit 4 Target Time and Output Configuration/Control Registers (0x280 – 0x297)

These 12 registers contain the trigger output unit 4 target time and configuration/control bits, TRIG4\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

#### 0x298 - 0x29F: Reserved

#### Trigger Output Unit 5 Target Time and Output Configuration/Control Registers (0x2A0 – 0x2B7)

These 12 registers contain the trigger output unit 5 target time and configuration/control bits, TRIG5\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 - 0x237).

# 0x2B8 - 0x2BF: Reserved

#### Trigger Output Unit 6 Target Time and Output Configuration/Control Registers (0x2C0 – 0x2D7)

These 12 registers contain the trigger output unit 6 target time and configuration/control bits, TRIG6\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

#### 0x2D8 - 0x2DF: Reserved

June 11, 2014 230 Revision 1.0

# Trigger Output Unit 7 Target Time and Output Configuration/Control Registers (0x2E0 - 0x2F7)

These 12 registers contain the trigger output unit 7 target time and configuration/control bits, TRIG7\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

0x2F8 - 0x2FF: Reserved

#### Trigger Output Unit 8 Target Time and Output Configuration/Control Registers (0x300 – 0x317)

These 12 registers contain the trigger output unit 8 target time and configuration/control bits, TRIG8\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

0x318 - 0x31F: Reserved

# Trigger Output Unit 9 Target Time and Output Configuration/Control Registers (0x320 – 0x337)

These 12 registers contain the trigger output unit 9 target time and configuration/control bits, TRIG9\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

0x338 - 0x33F: Reserved

#### Trigger Output Unit 10 Target Time and Output Configuration/Control Registers (0x340 - 0x357)

These 12 registers contain the trigger output unit 10 target time and configuration/control bits, TRIG10\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

0x358 - 0x35F: Reserved

#### Trigger Output Unit 11 Target Time and Output Configuration/Control Registers (0x360 – 0x377)

These 12 registers contain the trigger output unit 11 target time and configuration/control bits, TRIG11\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

0x378 - 0x37F: Reserved

#### Trigger Output Unit 12 Target Time and Output Configuration/Control Registers (0x380 – 0x397)

These 12 registers contain the trigger output unit 12 target time and configuration/control bits, TRIG12\_CFG\_[1:8]. See descriptions in the trigger output unit 1 registers (0x220 – 0x237).

0x398 - 0x3FF: Reserved

June 11, 2014 231 Revision 1.0

# Internal I/O Register Space Mapping for PTP Timestamp Inputs (12 Units, 0x400 – 0x5FF)

# Timestamp Ready Register (0x400 - 0x401): TS\_RDY

This register contains the PTP timestamp input unit ready to read status bits.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Timestamp Input Unit Ready
11-0	0x000	0x000 RO	1 = This timestamp input unit is ready to read and will generate a timestamp interrupt if PTP_TS_IE = "1". This bit will clear when TS_EN is disabled.
11-0			0 = This timestamp input unit is not ready to read or disabled.
			There are 12 timestamp units and therefore there is a corresponding timestamp input ready bit for each of the timestamp units, bit[11:0] = unit [12:1].

# Timestamp Enable Register (0x402 - 0x403): TS\_EN

This register contains the PTP timestamp input unit enable control bits.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
	0x000		Timestamp Input Unit Enable
			1 = Enable the selected timestamp input unit. Writing a "1" to this bit will clear the TS[12:1]_EVENT_DET_CNT.
11-0		RW	0 = Disable the selected timestamp input unit. Writing a "0" to this bit will clear the TS_RDY and TS[12:1]_DET_CNT_OVFL.
			There are 12 timestamp units and therefore there is a corresponding timestamp input unit enable bit for each of the timestamp units, bit[11:0] = unit [12:1].

# Timestamp Software Reset Register (0x404 – 0x405): TS\_SW\_RST

This register contains the PTP timestamp input unit software reset control bits.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
	0x000	0x000 RW/SC	Timestamp Input Unit Software Reset
			1 = Reset the selected timestamp input unit to inactive state and default setting.
11-0			0 = The selected timestamp input unit is in normal mode of operation.
			There are 12 timestamp units and therefore there is a corresponding timestamp input unit software reset bit for each of the timestamp units, bit[11:0] = Unit [12:1].

0x406 - 0x41F: Reserved

# Timestamp Unit 1 Status Register (0x420 – 0x421): TS1\_STATUS

This register contains PTP timestamp input unit 1 status.

Bit	Default	R/W	Description
15-5	0x000	RO	Reserved
			Number of Detected Event Count for Timestamp Input Unit 1 (TS1_EVENT_DET_CNT)
4-1	0x0	RO	This field is used to report the number of detected events (either rising or falling edge) count. In single mode, it can detect up to 15 events in any single timestamp input unit. In cascade mode, it can detect up to two events in timestamp input units 1–11 or up to 8 events at timestamp input unit 12 as a non-tail unit, and it can detect up to 15 events for any timestamp input unit as a tail unit. Pulses or edges can be detected up to 25MHz. The pulse width can be measured by the difference between consecutive timestamps in the same timestamp input unit.
			Number of Detected Event Count Overflow for Timestamp Input Unit 1 (TS1_DET_CNT_OVFL)
0	0	RO	The number of detected event (either rising or falling edge) count has overflowed.     In cascade mode, only tail unit will set this bit when overflow has occurred. The TS1_EVENT_DET_CNT will stay at 15 when overflow has occurred.
			0 = The number of events (either rising or falling edge) detected count has not overflowed.

# Timestamp Unit 1 Configuration and Control Register (0x422 - 0x423): TS1\_CFG

This register contains PTP timestamp input unit 1 configuration and control bits.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Select GPIO[6:0] for Timestamp Unit 1
11-8	0x0	RW	This field is used to select one of the 7 GPIO pins to serve this timestamp unit. It is GPIO0 if these bits = "0000" and it is GPIO6 if these bits = "0110" (from "0111" to "1111" are not used).
			Enable Rising Edge Detection
7	0	RW	1 = Enable rising edge detection.
			0 = Disable rising edge detection.
			Enable Falling Edge Detection
6	0	RW	1 = Enable falling edge detection.
			0 = Disable falling edge detection.
			Select Tail Unit for this Timestamp Unit in Cascade Mode
5	0	RW	1 = This timestamp unit is the last unit of the chain in cascade mode.
			0 = This timestamp unit is not the last unit of the chain in cascade mode.
			Select Upstream Timestamp Done Unit in Cascade Mode
4-1	0x0	RW	This is used to select one of the 12 upstream timestamps units for done input in cascade mode. For example, if units 1 (head unit), 2 and 3 (tail unit) are set up in cascade mode, then these 4-bits at unit 1 are set to 0x0, at unit 2 are set to 0x1, at unit 3 are set to 0x2.
			Enable This Timestamp Unit in Cascade Mode
0	0	RW	1 = Enable the selected timestamp input unit in cascade mode.
			0 = Disable the timestamp input unit in cascade mode.

June 11, 2014 233 Revision 1.0

# Timestamp Unit 1 Input 1st Sample Time in Nanoseconds Low-Word Register (0x424 – 0x425): TS1\_SMPL1\_NSL

This register contains the first sample time in nanoseconds low-word (the resolution of 40ns) for PTP timestamp unit 1.

Bit	Default	R/W	Description
45.0	0x0000	00 RO	1 <sup>st</sup> Sample Time in ns Low-Word [15:0] Timestamp Unit 1
15-0			This is the low-word of first sample time for timestamp unit 1 in nanoseconds.

# Timestamp Unit 1 Input 1st Sample Time in Nanoseconds High-Word Register (0x426 – 0x427): TS1\_SMPL1\_NSH

This register contains the first sample time in nanoseconds high-word and edge detection status for PTP timestamp unit 1.

Bit	Default	R/W	Description
15	0	RO	Reserved
			1 <sup>st</sup> Sample Edge Indication for Timestamp Unit 1
14	0	RO	0 = Indicates the event is a falling edge signal.
			1 = Indicates the event is a rising edge signal.
13-0	0x0000	00 RO	1 <sup>st</sup> Sample Time in Ns High-word [29:16] for Timestamp Unit 1
	000000		This is the high-word of first sample time for timestamp unit 1 in nanoseconds.

# Timestamp Unit 1 Input 1st Sample Time in Seconds Low-Word Register (0x428 - 0x429): TS1\_SMPL1\_SL

This register contains the first sample time in seconds low-word for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-0	0x0000	0 RO	1 <sup>st</sup> Sample Time in Seconds Low-Word [15:0] for Timestamp Unit 1
			This is the low-word of first sample time for timestamp unit 1 in seconds.

# Timestamp Unit 1 Input 1st Sample Time in Seconds High-Word Register (0x42A - 0x42B): TS1\_SMPL1\_SH

This register contains the first sample time in seconds high-word for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-0	0 0x0000	RO	1 <sup>st</sup> Sample Time in Seconds High-Word [31:16] for Timestamp Unit 1
15-0			This is the high-word of first sample time for timestamp unit 1 in seconds.

June 11, 2014 234 Revision 1.0

# Timestamp Unit 1 Input 1st Sample Time in Sub-Nanoseconds Register (0x42C - 0x42D): TS1\_SMPL1\_SUB\_NS

This register contains the first sample time in sub-8 nanoseconds (the resolution of 8ns) for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-3	0x0000	RO	Reserved
2-0	000	RO	1 <sup>st</sup> Sample Time in Sub 8ns for Timestamp Unit 1  These bits indicate one of the 8ns cycles for the first sample time for timestamp unit 1.  000: 0ns (sample time at the first 8ns cycle in 25MHz/40ns)  001: 8ns (sample time at the second 8ns cycle in 25MHz/40ns)  010: 16ns (sample time at the third 8ns cycle in 25MHz/40ns)  011: 24ns (sample time at the fourth 8ns cycle in 25MHz/40ns)  100: 32ns (sample time at the fifth 8 ns cycle in 25MHz/40ns)

#### 0x42E - 0x433: Reserved

# Timestamp Unit 1 Input 2nd Sample Time in Nanoseconds Low-Word Register (0x434 - 0x435): TS1\_SMPL2\_NSL

This register contains the 2nd sample time in nanoseconds low-word (the resolution of 40ns) for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-0	0x0000	RO	2 <sup>nd</sup> Sample Time in ns. for Low-Word [15:0] for Timestamp Unit 1
13-0		RU	This is the low-word of the 2nd sample time for timestamp unit 1 in nanoseconds.

# Timestamp Unit 1 Input 2nd Sample Time in Nanoseconds High-Word Register (0x436 – 0x437): TS1\_SMPL2\_NSH

This register contains the 2nd sample time in nanoseconds low-word and edge detection status for the PTP timestamp unit 1.

Bit	Default	R/W	Description
15	0	RO	Reserved
			2nd Sample Edge Indication for Timestamp Unit 1
14	0	RO	0 = Indicates the event is a falling edge signal.
			1 = Indicates the event is a rising edge signal.
13-0	0x0000	ВО	2nd Sample Time in ns. High-Word [29:16] for Timestamp Unit 1
13-0	UXUUUU	RO	This is the high-word of the 2nd sample time for timestamp unit 1 in nanoseconds.

#### Timestamp Unit 1 Input 2nd Sample Time in Seconds Low-Word Register (0x438 – 0x439): TS1\_SMPL2\_SL

This register contains the 2nd sample time in seconds low-word for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-0	0,0000	D0	2nd Sample Time in Seconds Low-Word [15:0] for Timestamp Unit 1
15-0	0x0000	RO	This is the low-word of the 2nd sample time for Timestamp Unit 1 in seconds.

# Timestamp Unit 1 Input 2nd Sample Time in Seconds High-Word Register (0x43A - 0x43B): TS1\_SMPL2\_SH

This register contains the 2nd sample time in seconds high-word for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-0	0x0000	000 RO	2nd Sample Time in Seconds High-Word [31:16] for Timestamp Unit 1
			This is the high-word of the 2nd sample time for Timestamp Unit 1 in seconds.

# Timestamp Unit 1 Input 2nd Sample Time in Sub-Nanoseconds Register (0x43C - 0x43D): TS1\_SMPL2\_SUB\_NS

This register contains the 2nd sample time in Sub 8 Nanoseconds (the resolution of 8ns) for PTP timestamp unit 1.

Bit	Default	R/W	Description
15-3	0x0000	RO	Reserved
			2nd Sample Time in Sub 8ns for Timestamp Unit 1
	000	RO	These bits indicate one of the 8ns cycles for the second sample time for timestamp unit 1.
			000: Ons (sample time at the first 8ns cycle in 25MHz/40ns)
2-0			001: 8ns (sample time at the second 8ns cycle in 25MHz/40ns)
2-0			010: 16ns (sample time at the third 8ns cycle in 25MHz/40ns)
			011: 24ns (sample time at the fourth 8ns cycle in 25MHz/40ns)
			100: 32ns (sample time at the fifth 8ns cycle in 25MHz/40ns)
			101–111: NA

#### 0x43E - 0x43F: Reserved

#### Timestamp Unit 2 Status/Configuration/Control and Input 1st Sample Time Registers (0x440 – 0x44D)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 2. See description in timestamp unit 1 (0x420 – 0x42D).

#### 0x44E - 0x453: Reserved

#### Timestamp Unit 2 Input 2nd Sample Time Registers (0x454 – 0x45D)

These 5 registers contain the 2nd sample time for PTP Timestamp Unit 2. See description in Timestamp Unit 1 (0x434 – 0x43D).

#### 0x45E - 0x45F: Reserved

#### Timestamp Unit 3 Status/Configuration/Control and Input 1st Sample Time Registers (0x460 – 0x46D)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP Timestamp Unit 3. See description in timestamp unit 1 (0x420 – 0x42D).

#### 0x46E - 0x473: Reserved

#### Timestamp Unit 3 Input 2nd Sample Time Registers (0x474 – 0x47D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 3. See description in timestamp unit 1 (0x434 – 0x43D).

0x47E - 0x47F: Reserved

# Timestamp Unit 4 Status/Configuration/Control and Input 1st Sample Time Registers (0x480 - 0x48D)

These 7 registers contain the1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 4. See description in timestamp unit 1 (0x420 – 0x42D).

0x48E - 0x493: Reserved

#### Timestamp Unit 4 Input 2nd Sample Time Registers (0x494 – 0x49D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 4 input. See description in timestamp unit 1 (0x434 – 0x43D).

0x49E - 0x49F: Reserved

# Timestamp Unit 5 Status/Configuration/Control and Input 1st Sample Time Registers (0x4A0 – 0x4AD)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 5. See description in timestamp unit 1 (0x420 – 0x42D).

0x4AE - 0x4B3: Reserved

#### Timestamp Unit 5 Input 2nd Sample Time Registers (0x4B4 – 0x4BD)

These 5 registers contain the 2nd sample time for PTP timestamp unit 5. See description in timestamp unit 1 (0x434 – 0x43D).

0x4BE - 0x4BF: Reserved

# Timestamp Unit 6 Status/Configuration/Control and Input 1st Sample Time Registers (0x4C0 – 0x4CD)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 6. See description in timestamp unit 1 (0x420 – 0x42D).

0x4CE - 0x4D3: Reserved

#### Timestamp Unit 6 Input 2nd Sample Time Registers (0x4D4 – 0x4DD)

These 5 registers contain the 2nd sample time for PTP timestamp unit 6. See description in timestamp unit 1 (0x434 – 0x43D).

0x4DE - 0x4DF: Reserved

#### Timestamp Unit 7 Status/Configuration/Control and Input 1st Sample Time Registers (0x4E0 – 0x4ED)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 7. See description in timestamp unit 1 (0x420 – 0x42D).

0x4EE - 0x4F3: Reserved

#### Timestamp Unit 7 Input 2nd Sample Time Registers (0x4F4 – 0x4FD)

These 5 registers contain the 2nd sample time for PTP timestamp unit 7. See description in timestamp unit 1 (0x434 – 0x43D).

0x4FE - 0x4FF: Reserved

# Timestamp Unit 8 Status/Configuration/Control and Input 1st Sample Time Registers (0x500 – 0x50D)

These 7 registers contain the  $1^{st}$  sample time and status/configuration/control information for PTP timestamp unit 8. See description in timestamp unit 1 (0x420 – 0x42D).

0x50E - 0x513: Reserved

#### Timestamp Unit 8 Input 2nd Sample Time Registers (0x514 – 0x51D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 8. See description in timestamp unit 1 (0x434 – 0x43D).

0x51E - 0x51F: Reserved

# Timestamp Unit 9 Status/Configuration/Control and Input 1st Sample Time Registers (0x520 – 0x52D)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 9. See description in timestamp unit 1 (0x420 – 0x42D).

0x52E - 0x533: Reserved

#### Timestamp Unit 9 Input 2nd Sample Time Registers (0x534 – 0x53D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 9. See description in timestamp unit 1 (0x434 – 0x43D).

0x53E - 0x53F: Reserved

# Timestamp Unit 10 Status/Configuration/Control and Input 1st Sample Time Registers (0x540 – 0x54D)

These 7 registers contain the 1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 10. See description in timestamp unit 1 (0x420 – 0x42D).

0x54E - 0x553: Reserved

#### Timestamp Unit 10 Input 2nd Sample Time Registers (0x554 – 0x55D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 10. See description in timestamp unit 1 (0x434 – 0x43D).

0x55E - 0x55F: Reserved

# Timestamp Unit 11 Status/Configuration/Control and Input 1st Sample Time Registers (0x560 – 0x56D)

These 7 registers contain the1<sup>st</sup> sample time and status/configuration/control information for PTP timestamp unit 11. See description in timestamp unit 1 (0x420 – 0x42D).

0x56E - 0x573: Reserved

#### Timestamp Unit 11 Input 2nd Sample Time Registers (0x574 – 0x57D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 11. See description in timestamp unit 1 (0x434 – 0x43D).

0x57E - 0x57F: Reserved

# Timestamp Unit 12 Status/Configuration/Control and Input 1st Sample Time Registers (0x580 – 0x58D)

(Note: Timestamp Unit 12 has eight sample time registers available)

These 7 registers contain the  $1^{st}$  sample time and status/configuration/control information for PTP timestamp unit 12. See description in timestamp unit 1 (0x420 – 0x42D).

0x58E - 0x593: Reserved

# Timestamp Unit 12 Input 2nd Sample Time Registers (0x594 - 0x59D)

These 5 registers contain the 2nd sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 – 0x43D).

0x59E - 0x5A3: Reserved

#### Timestamp Unit 12 Input 3rd Sample Time Registers (0x5A4 - 0x5AD)

These 5 registers contain the 3rd sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 – 0x43D).

0x5AE - 0x5B3: Reserved

#### Timestamp Unit 12 Input 4th Sample Time Registers (0x5B4 – 0x5BD)

These 5 registers contain the 4th sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 – 0x43D).

0x5BE - 0x5C3: Reserved

#### Timestamp Unit 12 Input 5th Sample Time Registers (0x5C4 – 0x5CD)

These 5 registers contain the 5th sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 – 0x43D).

0x5CE - 0x5D3: Reserved

# Timestamp Unit 12 Input 6th Sample Time Registers (0x5D4 – 0x5DD)

These 5 registers contain the 6th sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 – 0x43D).

0x5DE - 0x5E3: Reserved

# Timestamp Unit 12 Input 7th Sample Time Registers (0x5E4 – 0x5ED)

These 5 registers contain the 7th sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 - 0x43D).0x5EE - 0x5F3: Reserved

0x5EE - 0x5F3: Reserved

# **Timestamp Unit 12 Input 8th Sample Time Registers (0x5F4 – 0x5FD)**

These 5 registers contain the 8th sample time for PTP timestamp unit 12. See description in timestamp unit 1 (0x434 – 0x43D).

0x5FE - 0x5FF: Reserved

June 11, 2014 241 Revision 1.0

# Internal I/O Register Space Mapping for PTP 1588 Clock and Global Control (0x600 - 0x7FF)

# PTP Clock Control Register (0x600 – 0x601): PTP\_CLK\_CTL

This register contains control of PTP 1588 clock.

Bit	Default	R/W	Description
15-7	0x000	RO	Reserved
			Enable Step Adjustment Mode to PTP 1588 Clock
		RW/SC	(PTP_STEP_ADJ_CLK)
6	0	(Self Clear)	Setting this bit will cause the time value in PTP_RTC_NSH/L registers to be added (PTP_STEP_DIR, bit [5] = "1" or subtracted (PTP_STEP_DIR, bit [5] = "0") from the system time clock. This bit is self-clearing.
			Direction Control for Step Adjustment Mode
5	0	RW	(PTP_STEP_DIR) 1 = To add the time value in PTP_RTC_NSH/L registers to system time clock.
			0 = To subtract the time value in PTP_RTC_NSH/L registers from system time clock.
			Enable Read PTP 1588 Clock
_	_	RW/SC	(PTP_READ_CLK)
4	0	(Self Clear)	Setting this bit will cause the device to sample the PTP 1588 clock time value. This time value will be made available for reading through the PTP_RTC_SH/L, PTP_RTC_NSH/L and PTP_RTC_PHASE registers. This bit is self-clearing.
			Enable Load PTP 1588 Clock for Direct Time Setting Mode
		RW/SC (Self Clear)	(PTP_LOAD_CLK)
3	0		Setting this bit will cause the device to load the PTP 1588 clock time value from PTP_RTC_SH/L, PTP_RTC_NSH/L and PTP_RTC_PHASE registers. The writes to PTP_RTC_SH/L, PTP_RTC_NSH/L and PTP_RTC_PHASE are performed before setting this bit. This bit is self-clearing.
			Enable Continuous Adjustment Mode for PTP 1588 Clock
			(PTP_CONTINU_ADJ_CLK)
2	0	RW	1 = Enable continuous incrementing (PTP_RATE_DIR = "0") or decrementing (PTP_RATE_DIR = "1") frequency adjustment by the value in PTP_SNS_RATE_H [29:16] and PTP_SNS_RATE_L [15:0] on every 25MHz clock cycle.
			0 = Disable continuous adjustment mode to PTP 1588 clock.
			Enable PTP 1588 Clock
			(EN_PTP_CLK)
1	1	RW	1 = Enable the PTP clock.
			0 = Disable the PTP clock and the PTP clock will be frozen. For non- PTP mode, this bit is set to "0" for stopping clock toggling.
		RW/SC	Reset PTP 1588 Clock
0	0	(Self Clear)	(RESET_PTP_CLK)
			Setting this bit will reset the PTP 1588 clock.

0x602 - 0x603: Reserved

# PTP Real Time Clock in Nanoseconds Low-Word Register (0x604 - 0x605): PTP\_RTC\_NSL

This register contains the PTP real time clock in nanoseconds low-word.

Bit	Default	R/W	Description
15.0	0,,000	DW	PTP Real Time Clock in Nanoseconds Low-Word [15:0]
15-0	0x0000	RW	This is low-word of the PTP real time clock in nanoseconds.

# PTP Real Time Clock in Nanoseconds High-Word Register (0x606 - 0x607): PTP\_RTC\_NSH

This register contains the PTP real time clock in nanoseconds high-word.

Bit	Default	R/W	Description
15-14	00	RW	Upper two bits in counter not used.
13-0	00000	DW	PTP Real Time Clock in Nanoseconds High-Word [29:16]
13-0	0x0000	RW	This is high-word of the PTP real time clock in nanoseconds.

# PTP Real Time Clock in Seconds Low-Word Register (0x608 - 0x609): PTP\_RTC\_SL

This register contains the PTP real time clock in seconds low-word.

Bit	Default	R/W	Description
15.0	0x0000	RW	PTP Real Time Clock in Seconds Low-Word [15:0]
15-0			This is low-word of the PTP real-time clock in seconds.

#### PTP Real Time Clock in Seconds High-Word Register (0x60A - 0x60B): PTP\_RTC\_SH

This register contains the PTP real time clock in seconds high-word.

Bit	Default	R/W	Description
15-0	0x0000	00 RW	PTP Real Time Clock in Seconds High-Word [31:16]
15-0			This is high-word of the PTP real-time clock in seconds.

June 11, 2014 243 Revision 1.0

# PTP Real Time Clock in Phase Register (0x60C - 0x60D): PTP\_RTC\_PHASE

This register indicates which sub phase of the PTP real time clock is current. The resolution is 8ns. The PTP real time clock is updated every 40ns.

Bit	Default	R/W	Description
15-3	0x0000	RO	Reserved
			PTP Real Time Clock in Sub-8ns Phase
			These bits indicate one of the 8ns sub-cycle times of the 40ns period PTP real time clock.
	000	RW	000: 0ns (real time clock at the first 8ns cycle in 25MHz/40ns)
			001: 8ns (real time clock at the second 8ns cycle in 25MHz/40ns)
2-0			010: 16ns (real time clock at the third 8ns cycle in 25MHz/40ns)
			011: 24ns (real time clock at the fourth 8ns cycle in 25MHz/40ns)
			100: 32ns (real time clock at the fifth 8ns cycle in 25MHz/40ns)
			101–111: NA
			This register is set to zero whenever the PTP_RTC_NSL, PTP_RTC_NSH, PTP_RTC_SL, PTP_RTC_SH registers are written to by the CPU.

0x60E - 0x60F: Reserved

# PTP Rate in Sub-Nanoseconds Low-Word Register (0x610 - 0x611): PTP\_SNS\_RATE\_L

This register contains the PTP rate control in sub-nanoseconds low-word.

Bit	Default	R/W	Description
			PTP Rate Control in Sub-Nanoseconds Low-Word [15:0]
15-0	0x0000	RW	This is low-word of PTP rate control value in units of 2 <sup>-32</sup> ns. The PTP rate control value is used for incrementing (PTP_RATE_DIR = "0") or decrementing (PTP_RATE_DIR = "1") the frequency adjustment by the value in PTP_SNS_RATE_H [29:16] and PTP_SNS_RATE_L [15:0] per reference clock cycle (40ns). On each reference clock cycle, the PTP clock will be adjusted REF_CLK_PERIOD ± PTP_SNS_RATE_H/L value. Setting both PTP_SNS_RATE_H/L registers value to "0x0" will disable both continuous and temporary adjustment modes.

June 11, 2014 244 Revision 1.0

# PTP Rate in Sub-Nanoseconds High-Word and Control Register (0x612 - 0x613): PTP\_SNS\_RATE\_H

This register contains the PTP rate control in sub-nanoseconds high-word and configuration.

Bit	Default	R/W	Description
			Rate Direction Control for Temporary or Continuous Adjustment Mode
			(PTP_RATE_DIR)
15	0	RW	1 = Lower frequency. The PTP_SNS_RATE_H/L value will be added to system time clock on every 25MHz clock cycle.
			0 = Higher frequency. The PTP_SNS_RATE_H/L value will be subtracted from system time clock on every 25MHz clock cycle.
			Enable Temporary Adjustment Mode for PTP 1588 Clock
			(PTP_TEMP_ADJ_CLK)
14	0	RW/SC (Self Clear)	1 = Enable the temporary incrementing (PTP_RATE_DIR = "0") or decrementing (PTP_RATE_DIR = "1") frequency adjustment by the value in the PTP_SNS_RATE_H/L registers over the duration of time set in the PTP_ADJ_DURA_H/L registers on every 25MHz clock cycle. This bit is self cleared when the adjustment is completed. Software can read this bit to check whether the adjustment is still in progress.
			0 = Disable the temporary adjustment mode to the PTP clock.
			PTP Rate Control in Sub-Nanoseconds High-Word [29:16]
			(PTP_SNS_RATE_H[29:16])
13-0	0x0000	RW	This is high-word of PTP rate control value in units of $2^{-32}$ ns. The PTP rate control value is used for incrementing (PTP_RATE_DIR = "0") or decrementing (PTP_RATE_DIR = "1") the frequency adjustment by the value in PTP_SNS_RATE_H [29:16] and PTP_SNS_RATE_L [15:0] per reference clock cycle (40ns). On each reference clock cycle, the PTP clock will be adjusted by a REF_CLK_PERIOD ± PTP_SNS_RATE_H/L value. Setting both PTP_SNS_RATE_H/L registers value to "0x0" will disable both continuous and temporary adjustment modes.

# PTP Temporary Adjustment Mode Duration in Low-Word Register (0x614 – 0x615): PTP\_TEMP\_ADJ\_DURA\_L

This register contains the PTP temporary rate adjustment duration in low-word.

Bit	Default	R/W	Description
			PTP Temporary Rate Adjustment Duration in Low-Word [15:0]
15-0	0x0000	RW	This register is used to set the duration for the temporary rate adjustment in number of 25MHz clock cycles.

# PTP Temporary Adjustment Mode Duration in High-Word Register (0x616 - 0x617): PTP\_TEMP\_ADJ\_DURA\_H

This register contains the PTP temporary rate adjustment duration in high-word.

Bit	Default	R/W	Description
			PTP Temporary Rate Adjustment Duration in High-Word [31:16]
15-0	0x0000	RW	This register is used to set the duration for the temporary rate adjustment in number of 25MHz clock cycles.

0x618 - 0x61F: Reserved

# PTP Message Configuration 1 Register (0x620 – 0x621): PTP\_MSG\_CFG\_1

This register contains the PTP message configuration 1.

Bit	Default	R/W	Description
15-8	0x00	RO	Reserved
7	0	DW	Enable IEEE 802.1AS Mode
7	0	RW	Setting this bit will enable the IEEE 802.1AS mode and all PTP packets are forwarded to port 3.
			Enable IEEE 1588 PTP Mode
6	1	RW	1 = To enable the IEEE 1588 PTP mode.
			0 = To disable the IEEE 1588 PTP mode.
			Enable Detection of IEEE 802.3 Ethernet PTP Message
5	0	RW	1 = Enable to detect the Ethernet PTP message.
			0 = Disable to detect the Ethernet PTP message.
			Enable Detection of IPv4/UDP PTP Message
4	1	RW	1 = Enable to detect the IPv4/UDP PTP message.
			0 = Disable to detect the IPv4/UDP PTP message.
			Enable Detection of IPv6/UDP PTP Message
3	1	RW	1 = Enable to detect the IPv6/UDP PTP message.
			0 = Disable to detect the IPv6/UDP PTP message.
			Selection of P2P or E2E
2	0	RW	1 = Select Peer-to-Peer (P2P) transparent clock mode.
			0 = Select End-to-End (E2E) transparent clock mode.
			Selection of Master or Slave
1	0	RW	1 = Select port 3 as master in ordinary clock mode.
			0 = Select port 3 as slave in ordinary clock mode.
			Selection of One-Step or Two-Step Operation
0	1	RW	1 = Select one-step clock mode.
			0 = Select two-step clock mode.

# PTP Message Configuration 2 Register (0x622 – 0x623): PTP\_MSG\_CFG\_2

This register contains the PTP message configuration 2.

Bit	Default	R/W	Description
15-13	000	RO	Reserved
			Enable Unicast PTP
12	0	RW	1 = The Unicast PTP packet can be recognized. If the packet UDP destination port is either 319 or 320 and the packet MAC/IP address is not the PTP reserved address, then the packet will be considered as unicast PTP packet and the packet forwarding will be decided by regular table lookup.
			0 = Only multicast PTP packets will be recognized.
			Enable Alternate Master
11	0	RW	1 = Alternate master clock is supported. The Sync, Follow_Up, Delay_Req, and Delay_Resp messages of the same domain received at port 1/port 2 by active master clock of same domain will be forwarded to port 1/port 2.
			0 = Alternate master clock is not supported. The Sync message will not be forwarded to the other port when this bit = "0". The Delay_Req message of same domain received at port 1/port 2 by active master clock of same domain will be discarded on port 3 and be forwarded to port 2/port 1 if Delay_Req is for other domains.
			PTP Messages Priority TX Queue
10	1	RW	1 = All PTP messages are assigned to highest priority TX queue.
			0 = Only the PTP event messages are assigned to highest priority TX queue.
			Enable Checking of Associated Sync and Follow_Up PTP Messages
9	0	RW	Setting this bit will associate Follow_Up message with Sync message under certain situations. This bit only applies to PTP frames on port 3. Refer to the Micrel 1588 PTP Developers Guide document for detailed information on its usage.
			Enable Checking of Associated Delay_Req and Delay_Resp PTP Messages
8	0	RW	While this bit is set, the Delay_Resp message will be forwarded to port 1/port 2 if the associations do not match and is forwarded to port 3 if the associations match. Setting this bit will associate Delay_Resp message with Delay_Req message when it has the same domain, sequenceID, and sourcePortID. The PTP frame will be forwarded to port 3 if the ID matches.
			Enable Checking of Associated Pdelay_Req and Pdelay_Resp PTP Messages
7	0	RW	Setting this bit will associate Pdelay_Resp/Pdelay_Resp_Follow_Up messages with Pdelay_Req message when they have the same domain, sequenceID, and sourcePortID. The PTP frame will be forwarded to port 3 if the ID matches. This bit only applies to PTP frames on port 3.
6	0	RO	Reserved
5	0	RW	Reserved
			Enable Checking of Domain Field: DOMAIN_EN
4	0	RW	Setting this DOMAIN_EN bit will enable the device to automatically check the domain field in PTP message with the PTP_DOMAIN_VER[7:0]. The PTP message will be forwarded to port 3 if the domain field is matched to PTP_DOMAIN_VER[7:0] otherwise the PTP message will be dropped.
			If set this bit to "0", regardless of domain field, the PTP messages are forwarded to port 3 according to hardware default rules.
3	0	RO	Reserved

June 11, 2014 247 Revision 1.0

# PTP Message Configuration 2 Register (0x622 – 0x623): PTP\_MSG\_CFG\_2 (Continued)

Bit	Default	R/W	Description
			Enable the IPv4/UDP Checksum Calculation for Egress Packets
			1 = The device will re-calculate and generate a 2-byte checksum value due to a frame contents change.
2	1	RW	0 = The checksum field is set to zero.
			If the IPv4/UDP checksum is zero, the checksum will remain zero regardless of this bit setting.
			For IPv6/UDP, the checksum is always updated.
			Announce Message from Port 1
1	0	RW	1 = The announce message is received from port 1 direction.
			0 = The announce message is not received from port 1 direction.
			Announce Message from Port 2
0	0	RW	1 = The announce message is received from port 2 direction.
			0 = The announce message is not received from port 2 direction.

# PTP Domain and Version Register (0x624 – 0x625): PTP\_DOMAIN\_VER

This register contains the PTP Domain and Version Information.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
	0x2	RW	PTP Version
11-8			This is the value of PTP message version number field. All PTP packets will be captured when the receive PTP message version matches the value in this field.
			All PTP packets will be dropped if the receive PTP message version does not match the value in this field. Except for the value of version 1, the device is always forwarding PTP packets between port 1 and port 2, and not to port 3.
			PTP Domain
7-0	0x00	0x00 RW	This is the value of PTP message domain number field. If the DOMAIN_EN bit is set to "1", the PTP messages will be filtered out and only forwarded to port 3 if the domain number matches.
			If the DOMAIN_EN bit is set to "0", the domain number field will be ignored under certain circumstances.

#### 0x626 - 0x63F: Reserved

# PTP Port 1 Receive Latency Register (0x640 – 0x641): PTP\_P1\_RX\_LATENCY

This register contains the PTP port 1 receive latency value in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 1 RX Latency in Nanoseconds [15:0]
15-0	0x019F	RW	This register is used to set the fixed receive delay value from port 1 wire to RX timestamp reference point. The default value is 415ns.

# PTP Port 1 Transmit Latency Register (0x642 - 0x643): PTP\_P1\_TX\_LATENCY

This register contains the PTP port 1 transmit latency value in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 1 TX Latency in Nanoseconds [15:0]
15-0	0x002D	RW	This register is used to set the fixed transmit delay value from port 1 TX timestamp reference point to wire. The default value is 45ns.

# PTP Port 1 Asymmetry Correction Register (0x644 – 0x645): PTP\_P1\_ASYM\_COR

This register contains the PTP port 1 asymmetry correction value in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 1 Asymmetry Correction Sign Bit
15	0	RW	1 = The magnitude in bit[14:0] is negative.
			0 = The magnitude in bit[14:0] is positive.
			PTP Port 1 Asymmetry Correction in Nanoseconds [14:0]
14-0	0x0000	RW	This register is used to set the fixed asymmetry value to add in the correction field for ingress Sync and Pdelay_Resp or to subtract from correction field for egress Delay_Req and Pdelay_Req.

# PTP Port 1 Link Delay Register (0x646 - 0x647): PTP\_P1\_LINK\_DLY

This register contains the PTP port 1 link delay in nanoseconds.

Bit	Default	R/W	Description
15-0	45.0	DW	PTP Port 1 Link Delay in Nanoseconds [15:0]
15-0	0x0000	RW	This register is used to set the link delay value between port 1 and link partner port.

# PTP Port 1 Egress Timestamp Low-Word Register for Pdelay\_Req and Delay\_Req (0x648 – 0x649): P1\_XDLY\_REQ\_TSL

This register contains the PTP port 1 egress timestamp low-word value for Pdelay\_Req and Delay\_Req frames in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 1 Egress Timestamp for Pdelay_Req and Delay_Req in Nanoseconds [15:0]
15-0	0x0000	RW	This register contains port 1 egress timestamp low-word value for Pdelay_Req and Delay_Req frames in nanoseconds.

June 11, 2014 249 Revision 1.0

# PTP Port 1 Egress Timestamp High-Word Register for Pdelay\_Req and Delay\_Req (0x64A – 0x64B): P1\_XDLY\_REQ\_TSH

This register contains the PTP port 1 egress timestamp high-word value for Pdelay\_Req and Delay\_Req frames in nanoseconds.

Bit	Default	R/W	Description
		00 RW	PTP Port 1 Egress Timestamp for Pdelay_Req and Delay_Req in Seconds [1:0]
15-14	00		These bits are bits[1:0] of the port 1 egress timestamp value for Pdelay_Req and Delay_Req frames in seconds.
			PTP Port 1 Egress Timestamp for Pdelay_Req and Delay_Req in Nanoseconds [29:16]
13-0	0x0000	RW	These bits are bits[29:16] of the port 1 egress timestamp value for Pdelay_Req and Delay_Req frames in nanoseconds.

#### PTP Port 1 Egress Timestamp Low-Word Register for Sync (0x64C - 0x64D): P1\_SYNC\_TSL

This register contains the PTP port 1 egress timestamp low-word value for Sync frame in nanoseconds.

Bit	Default	R/W	Description
15.0	0,0000		PTP Port 1 Egress Timestamp for Sync in Nanoseconds [15:0]
15-0	0x0000	RW	This register contains port 1 egress timestamp low-word value for Sync frame in nanoseconds.

#### PTP Port 1 Egress Timestamp High-Word Register for Sync (0x64E - 0x64F): P1\_SYNC\_TSH

This register contains the PTP port 1 egress timestamp high-word value for Sync frame in nanoseconds.

Bit	Default	R/W	Description
15-14	00	RW	PTP Port 1 Egress Timestamp for Sync in Seconds [1:0]
15-14			These bits are bits[1:0] of the port 1 egress timestamp value for Sync frame in seconds.
12 0	0x0000	0x0000 RW	PTP Port 1 Egress Timestamp for Sync in Nanoseconds [29:16]
13-0			These bits are bits[29:16] of the port 1 egress timestamp value for Sync frame in nanoseconds.

#### PTP Port 1 Egress Timestamp Low-Word Register for Pdelay\_Resp (0x650 - 0x651): P1\_PDLY\_RESP\_TSL

This register contains the PTP port 1 egress timestamp low-word value for Pdelay Resp frame in nanoseconds.

Bit	Default	R/W	Description
15-0	0x0000	DW	PTP Port 1 Egress Timestamp for Pdelay_Resp in Nanoseconds [15:0]
15-0		RW	This register contains port 1 egress timestamp low-word value for Pdelay_Resp frame in nanoseconds.

#### PTP Port 1 Egress Timestamp High-Word Register for Pdelay\_Resp (0x652 - 0x653): P1\_PDLY\_RESP\_TSH

This register contains the PTP port 1 egress timestamp high-word value for Pdelay Resp frame in nanoseconds.

Bit	Default	R/W	Description
15-14	00	RW	PTP Port 1 Egress Timestamp for Pdelay_Resp in Seconds [1:0]
15-14			These bits are bits[1:0] of the port 1 egress timestamp value for Pdelay_Resp frame in seconds.
			PTP Port 1 Egress Timestamp for Pdelay_Resp in Nanoseconds [29:16]
13-0	0x0000	RW	These bits are bits[29:16] of the port 1 egress timestamp high-word value for Pdelay_Resp frame in nanoseconds.

#### 0x654 - 0x65F: Reserved

#### PTP Port 2 Receive Latency Register (0x660 - 0x661): PTP\_P2\_RX\_LATENCY

This register contains the PTP port 2 receive latency value in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 2 RX Latency in Nanoseconds [15:0]
15-0	0x019F	RW	This register is used to set the fixed receive delay value from port 2 wire to RX timestamp reference point. The default value is 415ns.

# PTP Port 2 Transmit Latency Register (0x662 - 0x663): PTP\_P2\_TX\_LATENCY

This register contains the PTP port 2 transmit latency value in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 2 TX Latency in Nanoseconds [15:0]
15-0	0x002D	RW	This register is used to set the fixed transmit delay value from port 2 TX timestamp reference point to wire. The default value is 45ns.

#### PTP Port 2 Asymmetry Correction Register (0x664 – 0x665): PTP\_P2\_ASYM\_COR

This register contains the PTP port 2 asymmetry correction value in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 2 Asymmetry Correction Sign Bit
15	0	RW	1 = The magnitude in bit[14:0] is negative.
			0 = The magnitude in bit[14:0] is positive.
			PTP Port 2 Asymmetry Correction in Nanoseconds [14:0]
14-0	0x0000	RW	This register is used to set the fixed asymmetry value to add in the correction field for ingress Sync and Pdelay_Resp or to subtract from correction field for egress Delay_Req and Pdelay_Req.

#### PTP Port 2 Link Delay Register (0x666 - 0x667): PTP\_P2\_LINK\_DLY

This register contains the PTP port 2 link delay in nanoseconds.

Bit	Default	R/W	Description
15-0	0,,0000	0000 RW	PTP Port 2 Link Delay in Nanoseconds [15:0]
15-0	000000		This register is used to set the link delay value between port 2 and link partner port.

# PTP Port 2 Egress Timestamp Low-Word Register for Pdelay\_Req and Delay\_Req (0x668 – 0x669): P2\_XDLY\_REQ\_TSL

This register contains the PTP port 2 egress timestamp low-word value for Pdelay\_Req and Delay\_Req frames in nanoseconds.

Bit	Default	R/W	Description
			PTP Port 2 Egress Timestamp for Pdelay_Req and Delay_Req in Nanoseconds [15:0]
15-0	0x0000	RW	This register contains port 2 egress timestamp low-word value for Pdelay_Req and Delay_Req frames in nanoseconds.

# PTP Port 2 Egress Timestamp High-Word Register for Pdelay\_Req and Delay\_Req (0x66A – 0x66B): P2\_XDLY\_REQ\_TSH

This register contains the PTP port 2 egress timestamp high-word value for Pdelay\_Req and Delay\_Req frames in nanoseconds.

Bit	Default	R/W	Description	
		RW	PTP Port 2 Egress Timestamp for Pdelay_Req and Delay_Req in Seconds [1:0]	
15-14	00		These are bits[1:0] of the port 2 egress timestamp value for Pdelay_Req and Delay_Req frames in seconds.	
			PTP Port 2 Egress Timestamp for Pdelay_Req and Delay_Req in Nanoseconds [29:16]	
13-0	0x0000	0x0000	RW	These are bits[29:16] of the port 2 egress timestamp value for Pdelay_Req and Delay_Req frames in nanoseconds.

#### PTP Port 2 Egress Timestamp Low-Word Register for Sync (0x66C - 0x66D): P2\_SYNC\_TSL

This register contains the PTP port 2 egress timestamp low-word value for Sync frame in nanoseconds.

Bit	Default	R/W	Description
15-0	0,,0000	000 RW	PTP Port 2 Egress Timestamp for Sync in Nanoseconds [15:0]
15-0	000000		This register contains port 2 egress timestamp low-word value for Sync frame in nanoseconds.

#### PTP Port 2 Egress Timestamp High-Word Register for Sync (0x66E - 0x66F): P2\_SYNC\_TSH

This register contains the PTP port 2 egress timestamp high-word value for Sync frame in nanoseconds.

Bit	Default	R/W	Description
15-1	14 00	DW	PTP Port 2 Egress Timestamp for Sync in Seconds [1:0]
15-1	1 00	RW	These are bits[1:0] of the port 2 egress timestamp value for Sync frame in seconds.
10	0,,0000	DW	PTP Port 2 Egress Timestamp for Sync Nanoseconds [29:16]
13-	0x0000	.0000 RW	These are bits[29:16] of the port 2 egress timestamp value for Sync frame in nanoseconds.

#### PTP Port 2 Egress Timestamp Low-Word Register for Pdelay\_Resp (0x670 – 0x671): P2\_PDLY\_RESP\_TSL

This register contains the PTP port 2 egress timestamp low-word value for Pdelay\_Resp frame in nanoseconds.

Bit	Default	R/W	Description
15-0	0x0000	DW	PTP Port 2 Egress Timestamp for Pdelay_Resp in Nanoseconds [15:0]
15-0		RW	This register contains port 2 egress timestamp low-word value for Pdelay_Resp frame in nanoseconds.

#### PTP Port 2 Egress Timestamp High-Word Register for Pdelay\_Resp (0x672 - 0x673): P2\_PDLY\_RESP\_TSH

This register contains the PTP port 2 egress timestamp high-word value for Pdelay\_Resp frame in nanoseconds.

Bit	Default	R/W	Description
15 14	00	RW	PTP Port 2 Egress Timestamp for Pdelay_Resp in Seconds [1:0]
15–14	00		These are bits[1:0] of the port 2 egress timestamp value for Pdelay_Resp frame in seconds.
13-0	0,,0000	0000 RW	PTP Port 2 Egress Timestamp for Sync Nanoseconds [29:16]
13-0	0x0000		These are bits[29:16] of the port 2 egress timestamp value for Pdelay_Resp frame in nanoseconds.

### 0x674 - 0x67F: Reserved

### GPIO Monitor Register (0x680 - 0x681): GPIO\_MONITOR

This register contains read-only access for the current values on GPIO inputs.

Bit	Default	R/W	Description	
15-7	0x000	RO	Reserved	
			GPIO Inputs Monitor	
6-0	0x00	RO	This field reflects the current values seen on the GPIO inputs. GPIOs 6 through	
			0 are mapped to bits[6:0] in order.	

### GPIO Output Enable Register (0x682 - 0x683): GPIO\_OEN

This register contains the control bits for GPIO output enable.

Bit	Default	R/W	Description
15-7	0x000	RO	Reserved
		00 RW	GPIO Output Enable
0.0	0,,00		0 = Enables the GPIO pin as trigger output.
6-0	0x00		1 = Enables the GPIO pin as timestamp input.
			GPIOs 6 through 0 are mapped to bits[6:0] in order.

#### 0x684 - 0x687: Reserved

### PTP Trigger Unit Interrupt Status Register (0x688 - 0x689): PTP\_TRIG\_IS

This register contains the interrupt status of PTP trigger output units.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Trigger Output Unit Interrupt Status
		RO	When this bit is set to 1, it indicates that the trigger output unit is done or has an error.
11-0	0x000		The trigger output units from 12 to 1 are mapped to bit [11:0].
		(W1C)	These 12 trigger output unit interrupt status bits are logical OR'ed together and connected to ISR bit [10].
			Any of the interrupt status bits are cleared by writing a "1" to the particular bit.

### PTP Trigger Unit Interrupt Enable Register (0x68A - 0x68B): PTP\_TRIG\_IE

This register contains the interrupt enable of PTP trigger output units.

Bit	Default	R/W	Description
15-12	0x0	RO	Reserved
			Trigger Output Unit Interrupt Enable
44.0	0x000	x000 RW	When this bit is set to "1", it indicates that the trigger output unit interrupt is enabled.
11-0			The trigger output units from 12 to 1 are mapped to bit [11:0].
			These 12 trigger output unit interrupt enables are logical OR'ed together and connected to IER bit [10].

## PTP Timestamp Unit Interrupt Status Register (0x68C - 0x68D): PTP\_TS\_IS

This register contains the interrupt status of PTP timestamp units. Each bit in this register is cleared by writing a "1" to it.

Bit	Default	R/W	Description
			Port 2 Egress Timestamp for Pdelay_Req/Resp and Delay_Req Frames Interrupt Status
15	0	RO (W1C)	When this bit is set to "1", it indicates that the egress timestamp is available from port 2 for Pdelay_Req/Resp and Delay_Req frames.
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to ISR bit [12].
			Port 2 Egress Timestamp for Sync Frame Interrupt Status
14	0	RO (W1C)	When this bit is set to "1", it indicates that the egress timestamp is available from port 2 for Sync frame.
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to ISR bit [12].
		RO (W1C)	Port 1 Egress Timestamp for Pdelay_Req/Resp and Delay_Req Frames Interrupt Status
13	0		When this bit is set to "1", it indicates that the egress timestamp is available from port 1 for Pdelay_Req/Resp and Delay_Req frames.
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to ISR bit [12].
			Port 1 Egress Timestamp for Sync Frame Interrupt Status
12	0	RO (W1C)	When this bit is set to "1", it indicates that the egress timestamp is available from port 1 for Sync frame.
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to ISR bit [12].
			Timestamp Unit Interrupt Status
		RO	When this bit is set to "1", it indicates that the timestamp unit is ready (TS_RDY = "1").
11-0	0x000	(W1C)	The timestamp units from 12 to 1 are mapped to bit [11:0].
		(*****)	These 12 timestamp interrupts status are logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to ISR bit [12].

## PTP Timestamp Unit Interrupt Enable Register (0x68E - 0x68F): PTP\_TS\_IE

This register contains the interrupt enable of PTP timestamp units.

Bit	Default	R/W	Description		
		RW	Port 2 Egress Timestamp for Pdelay_Req/Resp and Delay_Req Frames Interrupt Enable		
15	15 0		When this bit is set to "1", it is enabled the interrupt when the egress timestamp is available from port 2 for Pdelay_Req/Resp and Delay_Req frames.		
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to IER bit [12].		
			Port 2 Egress Timestamp for Sync Frame Interrupt Enable		
14	0	RW	When this bit is set to "1", it is enabled the interrupt when the egress timestamp is available from port 2 for Sync frame.		
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to IER bit [12].		

June 11, 2014 254 Revision 1.0

## PTP Timestamp Unit Interrupt Enable Register (0x68E - 0x68F): PTP\_TS\_IE (Continued)

		RW	Port 1 Egress Timestamp for Pdelay_Req/Resp and Delay_Req Frames Interrupt Enable	
13	0		When this bit is set to "1", it is enabled the interrupt when the egress timestamp is available from port 1 for Pdelay_Req/Resp and Delay_Req frames.	
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to IER bit [12].	
			Port 1 Egress Timestamp for Sync Frame Interrupt Enable	
12	0	RW	When this bit is set to "1", it is enabled the interrupt when the egress timestamp is available from port 1 for Sync frame.	
			This bit will be logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to IER bit [12].	
		x000 RW	Timestamp Unit Interrupt Enable	
			When this bit is set to "1", it indicates that the timestamp unit interrupt is enabled.	
11-0	0x000		The timestamp units from 12 to 1 are mapped to bit [11:0].	
			These 12 timestamp interrupts enable are logical OR'ed together with the rest of bits in this register and the logical OR'ed output is connected to IER bit [12].	

### 0x690 - 0x733: Reserved

## DSP Control 1 Register (0x734 - 0x735): DSP\_CNTRL\_6

This register contains control bits for the DSP block.

Bit	Default	R/W	Description
15-14	00	RW	Reserved
			Receiver Adjustment
13	1	RW	Set this bit to "1" when both ports 1 and 2 are in copper mode. When port 1 and/or port 2 is in fiber mode, this bit should be cleared to "0".
			Note that the fiber or copper mode is selected in the CFGR register (0x0D8 – 0x0D9).
12-0	0x1020	RW	Reserved

### 0x736 - 0x747: Reserved

## Analog Control 1 Register (0x748 - 0x749): ANA\_CNTRL\_1

This register contains control bits for the analog block.

Bit	Default	R/W	Description	
15-8	0x00	RW	Reserved	
		0 RW	LDO Off	
_			This bit is used to control the on/off state of the internal low-voltage regulator.	
'	0		0 = LDO on (default)	
			1 = Turn LDO off	
6-0	0x00	RW	Reserved	

June 11, 2014 255 Revision 1.0

# Analog Control 3 Register (0x74C - 0x74D): ANA\_CNTRL\_3

This register contains control bits for the Analog Block.

Bit	Default	R/W	Description	
15	0	DIA	HIPLS3 Mask	
15	U	RW	This bit must be set prior to initiating the LinkMD function.	
14 - 4	0x000	RW	Reserved	
3	0 R\	0 000	BTRX Reduce	
3		KVV	This bit must be set prior to initiating the LinkMD function.	
2 – 0	000	RW	Reserved	

0x74E - 0x7FF: Reserved

# **Management Information Base (MIB) Counters**

The KSZ8462 provides 34 MIB counters for each port. These counters are used to monitor the port activity for network management. The MIB counters are formatted "per port" and "all ports dropped packet" as shown in Table 24.

**Table 24. Format of Per-Port MIB Counters** 

Bit	Name	R/W	Description	Default
31	Overflow	DO.	1 = Counter overflow.	0
31	Overnow	RO	0 = No counter overflow.	
30	Count valid	DO.	1 = Counter value is valid.	0
30	Count valid	RO	0 = Counter value is not valid.	0
29-0	Counter values	RO	Counter value (read clear)	0x00000000

<sup>&</sup>quot;Per-port" MIB counters are read using indirect memory access. The base address offsets and address ranges for all three ports are:

- Port 1 base address is 0x00 and range is from 0x00 to 0x1F.
- Port 2 base address is 0x20 and range is from 0x20 to 0x3F.
- Port 3 base address is 0x40 and range is from 0x40 to 0x5F.

Per-port MIB counters are read using indirect access control in the IACR register and the indirect access data registers in IADR4[15:0], IADR5[31:16] (0x02C – 0x02F). The port 1 MIB counters address memory offset as shown in Table 25.

June 11, 2014 257 Revision 1.0

Table 25. Port 1 MIB Counters - Indirect Memory Offset

Offset	Counter Name	Description
0x0	RxLoPriorityByte	Rx lo-priority (default) octet count including bad packets
0x1	RxHiPriorityByte	Rx hi-priority octet count including bad packets
0x2	RxUndersizePkt	Rx undersize packets w/ good CRC
0x3	RxFragments	Rx fragment packets w/ bad CRC, symbol errors or alignment errors
0x4	RxOversize	Rx oversize packets w/ good CRC (maximum: 2000 bytes)
0x5	RxJabbers	Rx packets longer than 1522 bytes w/ either CRC errors, alignment errors, or symbol errors (depends on max packet size setting)
0x6	RxSymbolError	Rx packets w/ invalid data symbol and legal packet size.
0x7	RxCRCError	Rx packets within (64,1522) bytes w/ an integral number of bytes and a bad CRC (upper limit depends on max packet size setting)
0x8	RxAlignmentError	Rx packets within (64,1522) bytes w/ a non-integral number of bytes and a bad CRC (upper limit depends on max packet size setting)
0x9	RxControl8808Pkts	Number of MAC control frames received by a port with 88-08h in EtherType field
0xA	RxPausePkts	Number of PAUSE frames received by a port. PAUSE frame is qualified with EtherType (88–08h), DA, control opcode (00–01), data length (64B min), and a valid CRC
0xB	RxBroadcast	Rx good broadcast packets (not including error broadcast packets or valid multicast packets)
0xC	RxMulticast	Rx good multicast packets (not including MAC control frames, error multicast packets or valid broadcast packets)
0xD	RxUnicast	Rx good unicast packets
0xE	Rx64Octets	Total Rx packets (bad packets included) that were 64 octets in length
0xF	Rx65to127Octets	Total Rx packets (bad packets included) that are between 65 and 127 octets in length
0x10	Rx128to255Octets	Total Rx packets (bad packets included) that are between 128 and 255 octets in length
0x11	Rx256to511Octets	Total Rx packets (bad packets included) that are between 256 and 511 octets in length
0x12	Rx512to1023Octets	Total Rx packets (bad packets included) that are between 512 and 1023 octets in length
0x13	Rx1024to2000Octets	Total Rx packets (bad packets included) that are between 1024 and 2000 octets in length (upper limit depends on max packet size setting)
0x14	TxLoPriorityByte	Tx lo-priority good octet count, including PAUSE packets
0x15	TxHiPriorityByte	Tx hi-priority good octet count, including PAUSE packets
0x16	TxLateCollision	The number of times a collision is detected later than 512 bit-times into the Tx of a packet
0x17	TxPausePkts	Number of PAUSE frames transmitted by a port
0x18	TxBroadcastPkts	Tx good broadcast packets (not including error broadcast or valid multicast packets)
0x19	TxMulticastPkts	Tx good multicast packets (not including error multicast packets or valid broadcast packets)
0x1A	TxUnicastPkts	Tx good unicast packets
0x1B	TxDeferred	Tx packets by a port for which the 1st Tx attempt is delayed due to the busy medium
0x1C	TxTotalCollision	Tx total collision, half duplex only
0x1D	TxExcessiveCollision	A count of frames for which Tx fails due to excessive collisions
*****		
0x1E	TxSingleCollision	Successfully Tx frames on a port for which Tx is inhibited by exactly one collision

Table 26. "All Ports Dropped Packet" MIB Counter Format

Bit	Default	R/W	Description
30-16	-	N/A	Reserved
15-0	0x0000	RO	Counter Value

**Note**: "All ports dropped packet" MIB Counters do not indicate overflow or validity; therefore, the application must keep track of overflow and valid conditions.

"All ports dropped packet" MIB counters are read using indirect memory access. The address offsets for these counters are shown in Table 27.

Table 27. "All Ports Dropped Packet" MIB Counters- Indirect Memory Offsets

Offset	Counter Name	Description
0x100	Port 1 TX Drop Packets	TX packets dropped due to lack of resources
0x101	Port 2 TX Drop Packets	TX packets dropped due to lack of resources
0x102	Port 3 TX Drop Packets	TX packets dropped due to lack of resources
0x103	Port 1 RX Drop Packets	RX packets dropped due to lack of resources
0x104	Port 2 RX Drop Packets	RX packets dropped due to lack of resources
0x105	Port 3 RX Drop Packets	RX packets dropped due to lack of resources

### **MIB Counter Examples:**

MIB Counter Read (read port 1 "Rx64Octets" counter at indirect address offset 0x0E)

Write to Reg. IACR with 0x1c0e (set indirect address and trigger a read MIB counters operation)

Then:

Read Reg. IADR5 (MIB counter value [31:16]) // If bit [31] = 1, there was a counter overflow, // If bit [30] = 0, restart (re-read) from this register

Read Reg. IADR4 (MIB counter value [15:0])

2. MIB Counter Read (read port 2 "Rx64Octets" counter at indirect address offset 0x2E)

Write to Reg. IACR with 0x1c2e (set indirect address and trigger a read MIB counters operation)

Then:

Read Reg. IADR5 (MIB counter value [31:16]) // If bit [31] = 1, there was a counter overflow, // If bit [30] = 0, restart (re-read) from this register

Read Reg. IADR4 (MIB counter value [15:0])

3. MIB Counter Read (read "port 1 TX Drop Packets" counter at indirect address offset 0x100)

Write to Reg. IACR with 0x1D00 (set indirect address and trigger a read MIB counters operation)

Then:

Read Reg. IADR4 (MIB counter value [15:0])

### **Additional MIB Information**

Per port MIB counters are designed as "read clear". That is, these counters will be cleared after they are read.

All ports dropped packet MIB counters are not cleared after they are accessed. The application needs to keep track of overflow and valid conditions on these counters.

### **Static MAC Address Table**

The KSZ8462 supports both a static and a dynamic MAC address table. In response to a destination address (DA) look up, the KSZ8462 searches both tables to make a packet forwarding decision. In response to a source address (SA) look up, only the dynamic table is searched for aging, migration and learning purposes.

The static DA look up result takes precedence over the dynamic DA look up result. If there is a DA match in both tables, the result from the static table is used. These entries in Table 28 will not be aged out by the KSZ8462.

Table 28. Static MAC Table Format (8 Entries)

Bit	Default Value	R/W	Description
F7 F4	0000	DW	FID
57-54	0000	RW	Filter VLAN ID – identifies one of the 16 active VLANs.
			Use FID
53	0	R/W	1 = Specifies the use of FID+MAC for static table look up.
			0 = Specifies only the use of MAC for static table look up.
			Override
			1 = Overrides the port setting transmit enable = "0" or receive enable = "0" setting.
52	0	R/W	0 = Specifies no override.
			Note: The Override bit also allows usage (turns on the entry) even if the Valid bit = "0".
	0	R/W	Valid
51			1 = Specifies that this entry is valid, and the look up result will be used.
			0 = Specifies that this entry is not valid.
			Forwarding Ports
			These 3 bits control the forwarding port(s):
			000 = No forward.
			001 = Forward to port 1.
50.40	000	DAA	010 = Forward to port 2.
50-48	000	R/W	100 = Forward to port 3.
			011 = Forward to port 1 and port 2.
			110 = Forward to port 2 and port 3.
			101 = Forward to port 1 and port 3.
			111 = Broadcasting (excluding the ingress port).
47-0	0	DAM	MAC Address
47-0	0	0 R/W	48-bit MAC Address

June 11, 2014 260 Revision 1.0

### Static MAC Table Lookup Examples:

1. Static Address Table Read (read the second entry at indirect address offset 0x01)

Write to Reg. IACR with 0x1001 (set indirect address and trigger a read static MAC table operation)

Then:

Read Reg. IADR3 (static MAC table bits[57:48])

Read Reg. IADR2 (static MAC table bits[47:32])

Read Reg. IADR5 (static MAC table bits[31:16])

Read Reg. IADR4 (static MAC table bits[15:0])

2. Static Address Table Write (write the eighth entry at indirect address offset 0x07)

Write to Reg. IADR3 (static MAC table bits[57:48])

Write to Reg. IADR2 (static MAC table bits[47:32])

Write to Reg. IADR5 (static MAC table bits[31:16])

Write to Reg. IADR4 (static MAC table bits[15:0])

Write to Reg. IACR with 0x0007 (set indirect address and trigger a write static MAC table operation)

June 11, 2014 261 Revision 1.0

# **Dynamic MAC Address Table**

The Dynamic MAC Address (Table 29) is a read only table.

Table 29. Dynamic MAC Address Table Format (1024 Entries)

Bit	Bit Default Value R/W Description					
DIT	Delauit Value	IK/VV	•			
			Data Not Ready			
71		RO	1 = Specifies that the entry is not ready, continue retrying until bit is set to "0".			
			0 = Specifies that the entry is ready.			
70-67		RO	Reserved			
			MAC Empty			
66	1	RO	1 = Specifies that there is no valid entry in the table			
			0 = Specifies that there are valid entries in the table			
			Number of Valid Entries			
			Indicates how many valid entries in the table.			
65-56	0x000	RO	0x3ff means 1 K entries.			
03-30	0x000	RO	0x001 means 2 entries.			
			0x000 and bit [66] = "0" means 1 entry.			
			0x000 and bit [66] = "1" means 0 entry.			
55-54		RO	Timestamp			
55-54		KO	Specifies the 2-bit counter for internal aging.			
			Source Port			
			Identifies the source port where FID+MAC is learned:			
53-52	00	RO	00 = Port 1			
			01 = Port 2			
			10 = Port 3 (host port)			
F1 40	0.0	DO.	FID			
51-48	0x0	RO	Specifies the filter ID.			
47.0	0,0000 0000 0000	DO	MAC Address			
47-0	0x0000_0000_0000	RO	Specifies the 48-bit MAC Address.			

## **Dynamic MAC Address Lookup Example:**

Dynamic MAC Address Table Read (read the first entry at indirect address offset 0 and retrieve the MAC table size)
 Write to Reg. IACR with 0x1800 (set indirect address and trigger a read dynamic MAC table operation)

Then:

Read Reg. IADR1 (dynamic MAC table bits[71:64]) // If bit [71] = "1", restart (re-read) from this register

Read Reg. IADR3 (dynamic MAC table bits[63:48])

Read Reg. IADR2 (dynamic MAC table bits[47:32])

Read Reg. IADR5 (dynamic MAC table bits[31:16])

Read Reg. IADR4 (dynamic MAC table bits[15:0])

### **VLAN Table**

The KSZ8462 uses the VLAN table to perform lookups. If 802.1Q VLAN mode is enabled (SGCR2[15]), this table will be used to retrieve the VLAN information that is associated with the ingress packet. This information includes FID (Filter ID), VID (VLAN ID), and VLAN membership as described in Table 30:

Table 30. VLAN Table Format (16 Entries)

Bit	Default Value	R/W	Description
			Valid
19	1	RW	1 = Specifies that this entry is valid, the look up result will be used.
			0 = Specifies that this entry is not valid.
			Membership
18-16	111	R/W	Specifies which ports are members of the VLAN. If a DA look up fails (no match in both static and dynamic tables), the packet associated with this VLAN will be forwarded to ports specified in this field. For example: "101" means port 3 and port 1 are in this VLAN.
			FID
15-12	0x0	R/W	Specifies the Filter ID. The KSZ8462 supports 16 active VLANs represented by these four bit fields. The FID is the mapped ID. If 802.1Q VLAN is enabled, the look up will be based on FID+DA and FID+SA.
11 0	0::004	DAV	VID
11-0	0x001	R/W	Specifies the IEEE 802.1Q 12 bits VLAN ID.

If 802.1Q VLAN mode is enabled, then KSZ8462 will assign a VID to every ingress packet. If the packet is untagged or tagged with a null VID, then the packet is assigned with the default port VID of the ingress port. If the packet is tagged with non-null VID, then VID in the tag will be used. The look up process will start from the VLAN table look up. If the VID is not valid, then packet will be dropped and no address learning will take place. If the VID is valid, then FID is retrieved. The FID+DA and FID+SA lookups are performed. The FID+DA look up determines the forwarding ports. If FID+DA fails, then the packet will be broadcast to all the members (excluding the ingress port) of the VLAN. If FID+SA fails, then the FID+SA will be learned.

#### **VLAN Table Lookup Examples:**

1. VLAN Table Read (read the third entry, at the indirect address offset 0x02)

Write to Reg. IACR with 0x1402 (set indirect address and trigger a read VLAN table operation)

Then:

Read Reg. IADR5 (VLAN table bits[19:16])

Read Reg. IADR4 (VLAN table bits[15:0])

2. VLAN Table Write (write the seventh entry, at the indirect address offset 0x06)

Write to Reg. IADR5 (VLAN table bits[19:16])

Write to Reg. IADR4 (VLAN table bits[15:0])

Write to Reg. IACR with 0x1406 (set indirect address and trigger a read VLAN table operation)

# Absolute Maximum Ratings<sup>(2)</sup>

Supply Voltage (VDD_A3.3, VDD_IO)	0.5V to +5.0V
Supply Voltage (VDD_AL, VDD_L)	0.5V to +1.8V
Input Voltage (All Inputs)	0.5V to +5.0V
Output Voltage (All Outputs)	0.5V to +5.0V
Lead Temperature (soldering, 20s)	260°C
Storage Temperature (T <sub>s</sub> )	65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	+125°C
HBM ESD Rating	2kV

# Operating Ratings<sup>(3)</sup>

Supply Voltage	
VDD_A3.3	.+3.135V to +3.465V
VDD_L, VDD_AL, VDD_COL	+1.25V to +1.4V
VDD_IO (3.3V)	.+3.135V to +3.465V
VDD_IO (2.5V)	.+2.375V to +2.625V
VDD_IO (1.8V)	+1.71V to +1.89V
Ambient Operating Temperature (T <sub>A</sub> )	
Industrial (HLI/FHLI)	40°C to +85°C
Thermal Resistance <sup>(4)</sup>	
Junction-to-Ambient $(\theta_{JA})$	49°C/W
Junction-to-Case (θ <sub>IC</sub> )	19°C/W

# Electrical Characteristics<sup>(5)</sup>

Symbol	Condition		Parameter/Symbol	Min.	Тур.	Max.	Units
Supply C	urrent for 100BASE-TX Operation Low-Voltage Regulator On, VDD_/	N A3.3 = 3.3V, VDD_IO = 3.3V	<b>)</b> (4)				
		I <sub>VDD_A3.3</sub>			42		
	F	I <sub>VDD_IO</sub>			87		mA
		PDISS <sub>DEVICE</sub>			428		mW
		I <sub>VDD_A3.3</sub>			41		A
	EEE Feature is on	I <sub>VDD_IO</sub>			86		mA
		PDISS <sub>DEVICE</sub>			421		mW
	Ports 1 and 2 Powered Down (P1CR4, P2CR4 bit[11] = "1")	I <sub>VDD_A3.3</sub>			4.6		
		I <sub>VDD_IO</sub>			70		mA
		PDISS <sub>DEVICE</sub>			246		mW
	Ports 1 and 2 Not connected.	I <sub>VDD_A3.3</sub>			5.4		
	Using EDPD Feature	I <sub>VDD_IO</sub>			70		mA
	(PMCTRL bits[1:0] = "01")	PDISS <sub>DEVICE</sub>			249		mW
		I <sub>VDD_A3.3</sub>			5.3		A
	Ports 1 and 2 Linked, no Traffic, Using EEE Feature	I <sub>VDD_IO</sub>			71		mA
	Using EEE Feature	PDISS <sub>DEVICE</sub>			251		mW
	Soft Power-Down Mode (PMCTRL bits[1:0] = "10")	I <sub>VDD_A3.3</sub>			0.98		Л
		I <sub>VDD_IO</sub>			2.0		mA
	(	PDISS <sub>DEVICE</sub>			10		mW

#### Notes:

- 1. Exceeding the absolute maximum rating may damage the device.
- 2. The device is not guaranteed to function outside its operating rating. Unused inputs must always be tied to an appropriate logic voltage level (Ground to VDD\_IO).
- 3. No heat spreader (HS) in this package. The  $\theta_{JC}/\theta_{JA}$  is under air velocity 0m/s.
- 4. I<sub>VDD\_A3.3</sub> measured at pin 9. I<sub>VDD\_Io</sub> measured at pins 21, 30, and 56. I<sub>VDD\_AL</sub> measured at pins 6 and 16. I<sub>VDD\_DL</sub> measured at pins 40 and 51.
- 5.  $T_A = 25$ °C. Specification for packaged product only.

June 11, 2014 264 Revision 1.0

# Electrical Characteristics<sup>(5)</sup> (Continued)

Symbol	Condition	Parameter/Symbol	Min.	Тур.	Max.	Units
	Hardware Power-Down Mode While the PWDRN pin (Pin 17) is held low.	I <sub>VDD_A3.3</sub>		0.18		mA
	While the PWDRN pin (Pin 17)	I <sub>VDD_IO</sub>		0		IIIA
	rrent for 100BASE-TX Operation	PDISS <sub>DEVICE</sub>		0.6		mW
Supply Co	urrent for 100BASE-TX Operation Low Voltage Regulator Off; VDD_	A3.3 and VDD_IO = 3.3V; VDD_L, VDD_	AL and VDD_CO	L = 1.4V	) <sup>(4)</sup>	
		I <sub>VDD_A3.3</sub>		40		
	Link, no Traffic on both ports, EEE Feature is off.	I <sub>VDD_IO</sub>		0.6		mA
		I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		88		
		PDISS <sub>Device</sub>		258		mW
		I <sub>VDD_A3.3</sub>		40		
		I <sub>VDD_IO</sub>		0.7		mA
		I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		87		
		PDISS <sub>Device</sub>		256		mW
		I <sub>VDD_A3.3</sub>		3.8		
	Ports 1 and 2 Powered Down (P1CR4, P2CR4 bit[11] = "1")	I <sub>VDD_IO</sub>		0.5		mA
		I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		71		
		PDISS <sub>Device</sub>		114		mW
	Barta 4 and 0 Not Commented	I <sub>VDD_A3.3</sub>		4.5		
	Ports 1 and 2 Not Connected, Using EDPD Feature (PMCTRL bits[1:0] = "01")	I <sub>VDD_IO</sub>		0.6		mA
		I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		72		
		PDISS <sub>Device</sub>		117		mW
		I <sub>VDD_A3.3</sub>		5.2		
	Ports 1 and 2 Linked, no Traffic,	I <sub>VDD_IO</sub>		0.7		mA
	Using EEE Feature	I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		74		
		PDISS <sub>Device</sub>		123		mW
		I <sub>VDD_A3.3</sub>		0.2		
	Soft Powerdown Mode	I <sub>VDD_IO</sub>		0.7		mA
	Soft Powerdown Mode (PMCTRL bits[1:0] = "10")	I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		1.1		
		PDISS <sub>Device</sub>		4.3		mW
		I <sub>VDD_A3.3</sub>		0.2		
	Hardware Powerdown Mode	I <sub>VDD_IO</sub>		0.7		mA
	While the PWDRN pin (Pin 17) is held low.	I <sub>VDD_AL</sub> + I <sub>VDD_DL</sub>		0.1		-
	13 Held IOW.	PDISS <sub>Device</sub>		4.1		mW

# Electrical Characteristics<sup>(5)</sup> (Continued)

Symbol	Condition	Parameter/Symbol	Min	Тур.	Max	Units
Supply Cu (Internal L	urrent for 10BASE-T Operation Low Voltage Regulator On; VDD	_A3.3 = 3.3V, VDD_IO = 3.3V) <sup>(4)</sup>				
		I <sub>VDD_A3.3</sub>		53		A
	100% Traffic on both ports	$I_{VDD\_IO}$		74		mA
		PDISS <sub>Device</sub>		417		mW
		I <sub>VDD_A3.3</sub>		17		A
	Link, no Traffic on both ports	I <sub>VDD_IO</sub>		71		mA
		PDISS <sub>Device</sub>		290		mW
Supply Cu (Internal L	urrent for 10BASE-T Operation ow Voltage Regulator Off; VDD	_A3.3 and VDD_IO = 3.3V; VDD_L, VDD_AL a	nd VDD_CC	L = 1.4V	) (4)	
		I <sub>VDD_A3.3</sub>		51		
	100% Traffic on both ports	I <sub>VDD_IO</sub>		0.5		mA
		$I_{VDD\_AL} + I_{VDD\_DL}$		76		
		PDISS <sub>Device</sub>		277		mW
		I <sub>VDD_A3.3</sub>		16		mA
	Link, no Traffic on both ports	I <sub>VDD_IO</sub>		0.6		
		$I_{VDD\_AL} + I_{VDD\_DL}$		74		
		PDISS <sub>Device</sub>		158		mW
Internal V	oltage Regulator Output Voltage	9	•			
$V_{LDO}$	Output Voltage at VDD_L	VDD_IO = 2.5V or 3.3V; internal regulator enabled; measured at pins 40 and 51		1.32		V
CMOS Inp	outs (VDD_IO = 3.3V/2.5V/1.8V)					
V <sub>IH</sub>	Input High Voltage		2.1/1.7 /1.3			V
V <sub>IL</sub>	Input Low Voltage				0.9/0.9 /0.6	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = GND ~ VDD_IO	-10		10	μΑ
X1 Crysta	I/Osc Input Pin					
V <sub>IH</sub>	Input High Voltage	VDD_A3.3 = 3.3V, VDD_IO = any	2.1			V
V <sub>IL</sub>	Input Low Voltage	VDD_A3.3 = 3.3V, VDD_IO = any			0.9	V
I <sub>IN</sub>	Input Current				10	μΑ
PWRDN In	nput					
V <sub>IH</sub>	Input High Voltage	VDD_A3.3 = 3.3V, VDD_IO = any	1.1			V
V <sub>IL</sub>	Input Low Voltage	VDD_A3.3 = 3.3V, VDD_IO = any			0.3	V
FXSD Inpu	ut					
V <sub>IH</sub>	Input High Voltage	VDD_A3.3 = 3.3V, VDD_IO = any	2.1			V
V <sub>IL</sub>	Input Low Voltage	VDD_A3.3 = 3.3V, VDD_IO = any			1.2	V

# Electrical Characteristics<sup>(5)</sup> (Continued)

Symbol	Condition	Parameter/Symbol	Min	Тур.	Max	Units
CMOS Ou	tputs (VDD_IO = 3.3V/2.5V/1.8V)					
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -8mA	2.4/1.9 /1.5			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA			0.4/0.4 /0.2	V
I <sub>OZ</sub>	Output Tri-State Leakage				10	μA
100BASE-	TX Transmit (Measured Differer	itially After 1:1 Transformer)				
Vo	Peak Differential Output Voltage	100Ω termination on the differential out	tput ±0.95		±1.05	V
V <sub>imb</sub>	Output Voltage Imbalance	$100\Omega$ termination on the differential out	put		2	%
t <sub>r</sub> , t <sub>f</sub>	Rise/Fall Time		3		5	ns
	Rise/Fall Time Imbalance		0		0.5	ns
	Duty-Cycle Distortion				±0.25	ns
	Overshoot				5	%
V <sub>SET</sub>	Reference Voltage of I <sub>SET</sub>			0.65		V
	Output Jitter	Peak-to-peak		0.7	1.4	ns
10BASE-T	Receive		·			
V <sub>sq</sub>	Squelch Threshold	5MHz square wave		400		mV
10BASE-T	Transmit (Measured Differentia	Illy After 1:1 Transformer)	·			
Vp	Peak Differential Output Voltage	100Ω termination on the differential out	tput 2.2	2.5	2.8	V
	Jitter Added	100Ω termination on the differential out (peak-to-peak)	put	1.8	3.5	ns
t <sub>r</sub> , t <sub>f</sub>	Rise/Fall Time			25		ns
LED Outp	uts					
I <sub>LED</sub>	Output Drive Current	Each LED pin (P1/2LED0, P1/2LED1)		8		mA
I/O Pin Int	ernal Pull-Up and Pull-Down Eff	ective Resistance	·			
R1.8PU	I/O Pin Effective Pull-Up Resistance	VDD 10 4 9V	57	100	187	1.0
R1.8PD	I/O Pin Effective Pull-Down Resistance	VDD_IO = 1.8V	55	100	190	kΩ
R2.5PU	I/O Pin Effective Pull-Up Resistance	VDD 10 2.5V	37	59	102	k0
R2.5PD	I/O Pin Effective Pull-Down Resistance	VDD_IO = 2.5V	35	60	110	kΩ
R3.3PU	I/O Pin Effective Pull-Up Resistance	VDD 10 2.2V	29	43	70	k0
R3.3PD	I/O Pin Effective Pull-Down Resistance	VDD_IO = 3.3V	27	43	76	kΩ

# **Timing Specifications**

## **Host Interface Read / Write Timing**




Figure 22. Host Interface Read/Write Timing

Table 31. Host Interface Read/Write Timing Parameters

Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>1</sub>	CSN, CMD valid to RDN, WRN active	0			ns
	RDN active to Read Data SD[15:0] valid				
$t_2$	Note: This is the SD output delay after RDN becomes active until valid read data is available.	24		32	ns
	RDN inactive to Read data invalid				
t <sub>3</sub>	Note: The processor latches valid read data at the rising edge of RDN.	1		2	ns
t <sub>4</sub>	CSN, CMD hold time after RDN, WRN inactive	0			ns
	WRN active to write data valid (bit [12] = 0 in RXFDPR)	8		16	ns
	WRN active to write data valid (bit [12] = 1 in RXFDPR)				
t <sub>5</sub>	Note: It is better if the processor can provide data in less than 4ns after WRN is active. If the processor provides data more than 4ns after WRN is active, make sure that RXFDPR bit [12] = 0.			4	ns
	RDN Read active time (low)	40			ns
t <sub>6</sub>	WRN Write active time (low)	40			ns
	RDN Read Inactive time (high)	10			ns
t <sub>7</sub>	WRN Write inactive time (high)	10			ns

# **Auto-Negotiation Timing**




Figure 23. Auto-Negotiation Timing

**Table 32. Auto-Negotiation Timing Parameters** 

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t <sub>BTB</sub>	FLP burst to FLP burst	8	16	24	ms
t <sub>FLPW</sub>	FLP burst width		2		ms
t <sub>PW</sub>	Clock/Data pulse width		100		ns
t <sub>CTD</sub>	Clock pulse to data pulse	55.5	64	69.5	μs
t <sub>CTC</sub>	Clock pulse to clock pulse	111	128	139	μs
	Number of Clock/Data pulses per burst	17		33	

### **Trigger Output Unit and Timestamp Input Unit Timing**

Figure 26 provides details and constraints on various timing relationships within the twelve trigger output units and the timestamp input units.




Figure 24. Trigger Output Unit and Timestamp Input Unit Timing

June 11, 2014 270 Revision 1.0

Table 33. Trigger Output Unit and Timestamp Input Unit Timing Parameters

Timing Parameter	Description	Min.	Тур.	Max.	Unit
Trigger Output Unit	: Timing [Cascade Mode]	•		•	
Tcasp1	In cascade mode for TRIGX_CFG_1[6:4] = 100, or 101, or 110 (Neg. Edge, Pos. Edge, & Shift Reg. Output signals).	80			no
	Minimum time between start of one TOU and the start of another TOU cascaded on the same GPIO pin.	80			ns
_	In cascade mode for TRIGX_CFG_1[6:4] = 010, 011, 100, or 101 (Neg. Pulse, Pos. Pulse, Neg. Periodic, and Pos. Periodic Output signals).	120			no
T <sub>CASP2</sub>	Minimum time between start of one TOU and the start of another TOU cascaded on the same GPIO pin.	120			ns
Ŧ	In cascade mode for TRIGX_CFG_1[6:4] = 010, & 011 (Neg. Pulse , Pos. Pulse Output signals).	80	≥32 + P <sub>WIDTH2</sub>		ns
T <sub>CYCCASP</sub>	In cascade mode, the cycle time of the trigger output unit operating in the indicated modes.	80			
<b>-</b>	In cascade mode for TRIGX_CFG_1[6:4] = 100 or 101 (Neg. Periodic , Pos. periodic Output signals).		≥32 + P <sub>WIDTH2</sub>		
T <sub>CYCNC1</sub>	Minimum cycle time for any trigger output unit operating in the indicated modes.	80			ns
<b>T</b>	In cascade mode for TRIGX_CFG_1[6:4] = 010, & 011 (Neg. Pulse , Pos. Pulse Output signals).				
T <sub>GAP23</sub>	Minimum gap time required between end of period of first Trigger Output Unit to beginning of output of 2nd trigger output unit.	80			ns
P <sub>WIDTH2</sub>	In cascade mode, the minimum low or high pulse width of the trigger output unit.	8			ns
Trigger Output Unit	: Timing [Non-Cascade Mode]	•		•	
T <sub>CYCNC2</sub>	In non-cascade mode, the minimum cycle time for any trigger output unit.	80	≥32 +	P <sub>WIDTH1</sub>	ns
T <sub>POGAP</sub>	In non-cascade mode, the minimum time between the end of the generated pulse to the start of the next pulse.	32			ns
P <sub>WIDTH1</sub>	In non-cascade mode, the minimum low or high pulse width of the Trigger Output Unit.	8			ns
Timestamp Input U	nit Timing		•		•
IP <sub>HIGH</sub>	Allowable high time of an incoming digital waveform on any GPIO pin	24	-	-	ns
IP <sub>LOW</sub>	In non-cascade mode, the minimum time between the end of the generated pulse to the start of the next pulse.	24	-	-	ns
IPcyc	In non-cascade mode, the minimum time between the end of the generated pulse to the start of the next pulse.	48	-	-	ns

June 11, 2014 271 Revision 1.0

# **Serial EEPROM Interface Timing**




Figure 25. Serial EEPROM Timing

**Table 34. Serial EEPROM Timing Parameters** 

Timing Parameter	Description	Min.	Тур.	Max.	Unit
fSCL	EESK Clock Frequency			2.5	MHz
t1	Setup Time for Start Bit	33			ns
t2	Hold Time for Start Bit	33			ns
t3	Hold Time for Data	20			ns
t4	Setup Time for Data	33			ns
t5	Output Valid Time for Data	60			ns
t6	Setup Time for Stop Bit	33			ns
t7	Hold Time for Stop Bit	33			ns

# **Reset Timing and Power Sequencing**

The KSZ8462 reset timing requirement is summarized in Figure 26 and Table 35.




Figure 26. KSZ8462 Reset and Power Sequence Timing

Table 35. Reset Timing Parameters (6, 7, 8)

Timing Parameter	Description	Min.	Max.	Unit
tvr	Supply voltages rise time (must be monotonic)	0		μs
tsr	Stable supply voltages to de-assertion of reset	10		ms
tcs	Strap-in pin configuration setup time	5		ns
tch	Strap-in pin configuration hold time	5		ns
trc	De-assertion of reset to strap-in pin output	6		ns

#### Notes

- 6. The recommended powering sequence is to bring up all voltages at the same time. However, if that cannot be attained, then a recommended power-up sequence is to have the transceiver (VDD\_A3.3) and digital I/Os (VDD\_IO) voltages power up before the low-voltage core (VDD\_AL, VDD\_L, and VDD\_COL) voltage, if an external low voltage core supply is used. There is no power sequence requirement between transceiver (VDD\_A3.3) and digital I/Os (VDD\_IO) power rails. The power-up waveforms should be monotonic for all supply voltages to the KSZ8462.
- 7. After the de-assertion of reset, it is recommended to wait a minimum of 100µs before starting programming of the device through any interface.
- 8. The recommended power-down sequence is to have the low-voltage core voltage power-down first before powering down the transceiver and digital I/O voltages.

June 11, 2014 273 Revision 1.0

# **Reset Circuit Guidelines**

Figure 27 is the recommended reset circuit for powering up the KSZ8462 device if reset is triggered by the power supply.




Figure 27. Sample Reset Circuit

Figure 28 is the recommended reset circuit for applications where reset is driven by another device (e.g., CPU or FPGA). At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KSZ8462 device. The RST\_OUT\_N from CPU/FPGA provides the warm reset after power up.




Figure 28. Recommended Reset Circuit for Interfacing with a CPU/FPGA Reset Output

# Reference Circuits - LED Strap-In Pins

The pull-up and pull-down reference circuits for the P1LED0/H816 and P2LED0/LEBE strapping pins are shown in Figure 29.

The supply voltage for the LEDs must be at least ~2.2V, depending on the particular LED and the load resistor. If VDD\_IO is 1.8V, then a different (higher voltage) supply must be used for the LEDs.




Figure 29. Typical LED Strap-In Circuit

June 11, 2014 275 Revision 1.0

### Reference Clock - Connection and Selection

Figure 30 shows a crystal or external clock source, such as an oscillator, as the reference clock for the KSZ8462. The reference clock is 25MHz for all operating modes of the KSZ8462. If an oscillator is used, connect it to X1, and leave X2 unconnected.

The resistor shown on X2 is optional and can be used to reduce the current to the crystal if needed, depending on the specific crystal that is used. The maximum recommended resistor value is  $30\Omega$ .




Figure 30. 25MHz Crystal and Oscillator Clock Connection Options

# **Selection of Reference Crystal**

**Table 36. Typical Reference Crystal Characteristics** 

Characteristics	Value	Units	
Frequency	25	MHz	
Frequency tolerance (maximum)	±50	ppm	
Effective Series resistance (maximum)	50	Ω	

# **Selection of Isolation Transformers**

A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common–mode choke is recommended for exceeding FCC requirements.

Table 38 gives recommended transformer characteristics.

**Table 37. Transformer Selection Criteria** 


Parameter	Value	Test Condition	
Turns ratio	1 CT : 1 CT		
Open-circuit inductance (maximum)	350μH	100mV, 100kHz, 8mA	
Leakage inductance (maximum)	0.4μΗ	1MHz (min)	
Inter-winding capacitance (maximum)	12pF		
D.C. resistance (maximum)	0.9Ω		
Insertion loss (maximum)	-1.0dB	100kHz – 100MHz	
HIPOT (maximum)	1500Vrms		

**Table 38. Qualified Single Port Magnetic** 

Magnetic Manufacturer	Part Number	Auto MDI-X	Number of Port
Pulse	H1102NL	Yes	1
Pulse (low cost)	H1260	Yes	1
Transpower	HB726	Yes	1
Bel Fuse	S558-5999-U7	Yes	1
Delta	LF8505	Yes	1
LanKom	LF-H41S	Yes	1
TDK (Mag Jack)	TLA-6T718	Yes	1

June 11, 2014 277 Revision 1.0

# Package Information<sup>(9)</sup> and Recommended Landing Pattern



64-Pin 10mm × 10mm LQFP

#### Note:

9. Package information is correct as of the publication date. For updates and most current information, go to <a href="www.micrel.com">www.micrel.com</a>.

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2014 Micrel, Incorporated.

June 11, 2014 279 Revision 1.0